






Decoupling: 0.1 μ F per power pin + bulk 10 μ F

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCo>
Date:	Sunday, September 06, 2026	Sheet 1 of 1



Parallel data capture engine (FPGA side)


4-bit bus, MCU master clock



Timing: setup/hold met with 50 ohm termination and length matching

Why hardware acceleration: offloads real-time data capture from MCU

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCo
Date:	Sunday, September 06, 2026	Sheet 1 of 1



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCo
Date:	Sunday, September 06, 2026	Sheet 1 of 1