Final Project

RAM

wen } inputs when }

raddr input radtu output

async-Read creniterine

Eignal memory: memory array (0 to non-words-1) of off-rect (magnification)

begin

process (CIIL)

if (rising-cage (clk)) then

if (wen='1') bren

memory (to-integer lunsigned (waddr))) <= whata;

end; f;

end process;

(data = memory (to:nteger (unsigned(raddr)));


. Block RAM only supports sync reads.

use RAM entity posted on whole if ever needed

· register file on wasite is not the one for paraject just

on example.

in wire long, an if storment, add and stortment to write to



if (31-26=0) then

case biss(5-0)

else

case biss (1-26)

case biss (1-26)

ALUOP = bits 31-26

To fell ALV to do an exerction (ALV control) do as pure
ALUSTICA='1' comb. logic

ALUSICB = 0'

ALUOP Specifics when operation to perform (co. add, subject)

ALUOP Specifics when contegury of operations we want.

confirm ALUselect

wait I cycle

ALU-LO-HI = '6'

Mem to Reg = '0'

rd (15 downto 11) specifies what address to write to Res Dst = 1, Reg wite = 1

declare constants for ALU constants so that TA can see nome of operation rather than value of select lines

- R-type istructions use two values from two registers, does on operation with the values and stores the result into another register. PC +4 happens duing each instruction
- I-type Instructions
 - rt: destination register (different field from retyre) (bits 20-16)
 - second value doen't come from register in register file. It comes directly from instruction register
 - second value specified in bits 15-0
- For branch, TARGET value comes from offset section of mps Instruction when daing a branch, must get value from ALU-OUT reg so that you can calculate the whether branch is taken while preserving value.
- For two branch instructions will some operade of 1, we must use bits 20-16 to differentiate. Need to add extra antitol signal reading from those bits.