

Final Project

RAM

wen	} inputs	raddr	input
waddr		rdata	output
wdata			

async-read architecture

type memory_array is array (0 to ram_words-1) of std_vector (word_width-1 downto 0)

signal memory : memory_array

begin

process (clk)

if (rising_edge(clk)) then

if (wen = '1') then


memory(to_integer(unsigned(waddr))) <= wdata;

end if;

end process;

rdata <= memory(to_integer(unsigned(raddr)));

- Block RAM only supports sync. reads.
- Use RAM entity posted on website if ever needed
- register file on website is not the one for project just an example.
- in write logic, an if statement, add and statement to write to only register whose address is not 0.



Should mem address be < 255 or 1024 since we're shifting

- if addr is from 0-255, you want to select RAM
- RAM has one cycle latency when compared to inputs, delay inputs to match timing.
- RegB from schematic \triangleq worddata signal from above.

Controller

$IR = RAM[PC]$

$PC = PC + 4$

$IR.D = '0'$ passes output from PC to memory

$MemRead = '1'$

wait for some amount of time

$IRWrite = '1'$

$ALUSrcA = '0'$ so it selects PC

$ALUSrcB = '1'$ to select 4

$PCSource = '0'$

$PCWrite = '1'$

$PC = PC + 4$

$IR = RAM[PC]$

Instruction Decode stage just check what kind of instruction it is by checking OP code (top 6 bits)

if (31-26 = 0) then
 case bits(5-0)
 else
 case bits(31-26)
 case ALUOP

ALUOP = bits 31-26

To tell ALU to do an operation (ALU control) do as per
 comb. logic

ALUSrcA = '1'

ALUSrcB = '0'

bottom six bits specify what operation to perform (eg. add, sub, etc)

ALUOP specifies what category of operations we want.

configure ALUselect

want 1 cycle

ALU-LO-HI = '0'

Mem to Reg = '0'

rd (15 down to 11) specifies what address to write to

RegDst = 1, RegWrite = 1

declare constants for ALU constants so that TA can see name
 of operation rather than value of select lines

- R-type instructions use two values from two registers, does an operation with the values and stores the result into another register.
- PC+4 happens during each instruction

• I-type Instructions

- rt: destination register (different field from r-type) (bits 20-16)
- second value doesn't come from register in register file. It comes directly from instruction register
- second value specified in bits 15-0

- For branch, TARGET value comes from offset section of mips instruction
- when doing a branch, must get value from ALU-OUT reg so that you can calculate the whether branch is taken while preserving value.
- For two branch instructions w/ same opcode of 1, we must use bits 20-16 to differentiate. Need to add extra control signal reading from those bits.