

Report on Lab04: Single Cycle CPU

Objective

实现支持 `add`, `addi`, `lw`, `sw`, `beq`, `jal` 六条指令的基于 `risc-v` 指令集架构的单周期CPU, 配合PDU模块在FPGAOL上运行 `fibonacci.s`。

Structure

项目结构如下

- integration

用于将CPU和PDU连接, 并将FPGAOL平台上的LED灯和switch等传递至PDU。

- CPU(Control)

- ALU
- register file
- instruction memory
- data memory manager


用于处理内存地址与外设的映射

- data memory
- immediate generator

- PDU

使用已提供的PDU模块

实现结构与下图中数据通路一致 (注意图中针对 `jal` 指令所作的改动)



Implementation

下面介绍CPU各模块的实现

- ALU
 - 一个带有 zero 位的纯组合逻辑ALU
- register file
 - 32*32bit 同步写，异步读
 - 输出端口


```
read_addr0, read_data0;
read_addr1, read_data1;
debug_read_addr, debug_read_data
```
 - 输入端口


```
write_addr, write_data
```
- instruction memory
 - 256*32bit 分布式存储器。
 - 使用 fibonacci.coe 初始化
- data memory manager
 - 将data memory包装，处理地址对应外设时的情形

```
1 data_mem dm(.clk(clk), .a(mem_a), .d(d), .we(we), .spo(mem_rd),
2 .dpra(debug_addr), .dpo(debug_data));
```

```

1 // write
2 if(we) begin
3     if(a[8])begin // device
4         io_addr <= {a[5:0],2'b0};
5         io_dout <= d;
6         io_we    <= 1;
7     end
8     else begin // memory
9         io_we <= 0;
10        mem_a <= a[7:0];
11    end
12 end

```

```

1 // Read
2 if(a[8])begin // device
3     io_addr <= {a[7:0], 2'b0};
4     spo <= io_din;
5 end
6 else begin //memory
7     mem_a <= a[7:0];
8     spo <= mem_rd;
9 end

```

- Immediate Generator

```

1 always @(*) begin
2     case (instr[6:0])
3         addi_op: imm <= {{20{instr[31]}},instr[31:20]};
4         lw_op  : imm <= {{20{instr[31]}},instr[31:20]};
5         sw_op  : imm <= {{20{instr[31]}},instr[31:25],instr[11:7]};
6         beq_op : imm <= {{20{instr[31]}}, instr[31], instr[7], instr[30:25],
instr[11:8]};
7         jal_op : imm <= {{12{instr[31]}}, instr[31],instr[19:12], instr[20],
instr[30:21]};
8     endcase
9 end

```

- Control

在实现以上基础模块后，Control模块负责将各部分实例化、IO间连接、维护 pc 等操作

1. Control信号

```

1 always @(*) begin
2     case (IR[6:0])
3         add_op : signals <= RegWrite;
4         addi_op: signals <= ALUSrc | RegWrite;
5         lw_op  : signals <= MemRead | MemtoReg | ALUSrc | RegWrite;
6         sw_op  : signals <= MemWrite | ALUSrc;
7         beq_op : signals <= Branch;
8         jal_op : signals <= Jal;
9     endcase
10 end

```

2. 模块实例化

```

1  instruction_mem im(.a(pc[9:2]), .spo(ir_wire),.clk(clk), .we(0));
2
3  data_mem_mmu dmm(.clk(clk), .a(alu_res[10:2]),.d(reg_rd2),
4  .we(signals[4]), .spo(dmem_rd), .io_addr(io_addr),
5  .io_dout(io_dout), .io_we(io_we), .io_din(io_din),
6  .debug_addr(m_rf_addr), .debug_data(m_data));
7
8  ALU alu(.a(reg_rd1), .b(alu_b), .f(alu_f), .y(alu_res), .z(zero));
9
10 registers r(.clk(clk), .ra0(IR[19:15]), .ra1(IR[24:20]),
11 .wa(IR[11:7]), .we(signals[6]), .wd(reg_wd), .rd0(reg_rd1),
12 .rd1(reg_rd2),
13 .debug_addr(m_rf_addr), .debug_data(rf_data));
14
15 imm_gen ig(.instr(IR), .imm(imm));

```

3. 维护 pc

```

1  always @(posedge clk, posedge rst) begin
2      if(rst)
3          pc <= 32'h3000;
4      else begin
5          if(PCSrc)
6              pc <= pc + (imm << 1);
7          else
8              pc <= pc + 4;
9      end
10 end

```

4. mux实现

```

1  // ALU second operand source
2  assign alu_b = signals[5]? imm : reg_rd2;
3
4  // In case of `jal`, pc might be written into register file
5  assign reg_wd = signals[1]? pc : (signals[3]? dmem_rd : alu_res);
6
7  // ALU op
8  assign alu_f = signals[0]? 3'b1 : 3'b0;


```

Performance

下面展示使用 `fibonacci.coe` 初始化后生成 `integration.bit` 在FPGAOL上的运行效果

1. 启动

FPGA interface




segplay(sharing with led)

hexplay



2. 输入 $f_0 = 1, f_1 = 2$

FPGA interface




segplay(sharing with led)

hexplay




FPGA interface




3. 计算 f_n


FPGA interface



FPGA interface




FPGA interface




4. 调试模式

1. 查看 pc

FPGA interface




2. 查看存储器(x0000_0000 处)



3. 查看寄存器(x1)

FPGA interface



segplay(sharing with led)

hexplay

