Report: Lab02 寄存器堆与存储器及其应用

袁玉润 PB19111692

Register File

Code


```
1 module register_file
   \#(parameter WIDTH = 4)
 3 (
 4 input clk,
   input [2:0] ra0,
   output [WIDTH-1:0] rd0,
   input [2:0] ra1,
   output [WIDTH-1:0] rd1,
   input [2:0] wa,
   input we,
10
11
   input [WIDTH-1:0] wd
12
        );
13
        reg[WIDTH-1:0] regfile[0:7];
        assign rd0 = regfile[ra0];
14
15
        assign rd1 = regfile[ra1];
16
        always @(posedge clk) begin
17
            if(we)
18
                regfile[wa] <= wd;</pre>
19
        end
20
    endmodule
```

Simulation

前60ns内向寄存器堆依次写入6个数,之后读取其中3个

```
1
    module regfile_testbench();
 2
        reg clk;
 3
        reg [2:0] ra0;
        wire [3:0] rd0;
 4
 5
        reg [2:0] ra1;
 6
        wire [3:0] rd1;
 7
        reg [2:0] wa;
 8
        reg we;
 9
        reg [3:0] wd;
10
11
        register_file rf(clk, ra0, rd0, ra1, rd1, wa, we, wd);
12
13
        initial clk = 0;
        always #1 clk=~clk;
14
15
        initial begin
16
17
            wa = 3'd0; wd = 4'd1; we = 1;
18
            #5 \text{ we} = 0;
19
         \#5 wa = 3'd1; wd = 4'd2; we = 1;
20
             #5 we = 0;
21
         \#5 wa = 3'd2; wd = 4'd3; we = 1;
```

```
22
             #5 we = 0;
23
        \#5 wa = 3'd3; wd = 4'd4; we = 1;
24
             #5 we = 0;
25
        \#5 wa = 3'd4; wd = 4'd5; we = 1;
26
             #5 we = 0;
        \#5 wa = 3'd5; wd = 4'd6; we = 1;
27
28
             #5 \text{ we} = 0;
        \#5 ra0 = 3'd0; ra1 = 3'd1;
29
30
        #5 ra0 = 3'd2; ra1 = 3'd3;
31
        #5 ra0 = 3'd4; ra1 = 3'd5;
32
        $finish;
33
        end
    endmodule
34
```




IP核

mem_testbench.v

```
1
    module mem_testbench();
 2
         reg clk;
 3
         reg we;
 4
         reg [3:0] dis_a;
 5
 6
         reg [7:0] dis_d;
 7
         wire [7:0] disOut;
 8
 9
         reg [3:0] blk_addra;
10
         reg [7:0] blk_dina;
11
         wire [7:0]blkOut;
12
         \label{linear_dist_mem_gen_0} \ \mbox{dmg}(.a(\mbox{dis\_a}), \ .d(\mbox{dis\_d}), \ .clk(\mbox{clk}), \ .we(\mbox{we}),
13
     .spo(disOut));
14
         blk_mem_gen_0 bmg(.addra(blk_addra), .clka(clk), .dina(blk_dina),
15
     .douta(blkOut), .ena(1), .wea(we));
16
17
         initial clk = 0;
         always #1 clk=~clk;
18
19
         initial begin
20
             dis_a = 4'd0; blk_addra = 4'd0; dis_d = 4'd5; blk_dina = 4'd5; #5 we
21
    = 1; #5 we = 0;
22
23
         #5 dis_a = 4'd1; blk_addra = 4'd1; dis_d = 4'd6; blk_dina = 4'd6; #5 we
    = 1; #5 we = 0;
```

```
24
25
        #5 dis_a = 4'd2; blk_addra = 4'd2; dis_d = 4'd7; blk_dina = 4'd7; #5 we
    = 1; #5 we = 0;
26
27
        #5 dis_a = 4'd3; blk_addra = 4'd3; dis_d = 4'd8; blk_dina = 4'd8; #5 we
    = 1; #5 we = 0;
28
        #5 dis_a = 4'd4; blk_addra = 4'd4; dis_d = 4'd9; blk_dina = 4'd9; #5 we
29
    = 1; #5 we = 0;
30
31
32
        #10 dis_a = 4'd5; blk_addra = 4'd5;
33
        #5 dis_a = 4'd0; blk_addra = 4'd0;
34
        #5 dis_a = 4'd1; blk_addra = 4'd1;
        #5 dis_a = 4'd2; blk_addra = 4'd2;
35
36
        \#5 dis_a = 4'd3; blk_addra = 4'd3;
37
        #5 dis_a = 4'd4; blk_addra = 4'd4;
38
        #5 dis_a = 4'd5; blk_addra = 4'd5;
        #5 dis_a = 4'd6; blk_addra = 4'd6;
39
        #5 dis_a = 4'd7; blk_addra = 4'd7;
40
        #5 dis_a = 4'd8; blk_addra = 4'd8;
41
42
        #5 dis_a = 4'd9; blk_addra = 4'd9;
43
        #5 dis_a = 4'd10; blk_addra = 4'd10;
        #5 $finish;
44
45
        end
    endmodule
46
```



区别:

分布式存储器为read first mode,写入数据时输出端立即出现新写入数据。

块式存储器为write first mode,写入数据后输出端显示写入前的数据。

Queue

• 接口

```
1
    module queue(
2
        input clk,
 3
        input rst,
 4
        input[3:0] in,
 5
        input enq,
6
        input deq,
 7
        output reg[3:0] out,
8
        output full,
9
        output emp,
10
        // 用于数码管显示
11
        output [3:0] seg,
12
        output [2:0] an
13
        );
```

- 一些准备工作
 - 1. 对出队、入队、重置键取时钟边沿

```
wire rstEdge, enqEdge, deqEdge;
signal_edge se0(clk, rst, rstEdge);
signal_edge se1(clk, enq, enqEdge);
signal_edge se2(clk, deq, deqEdge);
```

2. 实例化register file

```
1 reg [2:0] ra;
2 wire [3:0] rd;
   reg [2:0] wa;
4 reg [3:0] wd;
5 reg we;
6
7 // 用于数码管显示
8
   wire [2:0] hexra;
9 wire [3:0] hexrd;
10
11 // register file具有两组读数据端口,其中一个
12 // 用于出队时读取出队数据,另一个用于给数码管
13 // 显示数据
14 register_file rf(.clk(clk), .ra0(ra), .rd0(rd), .ra1(hexra),
   .rd1(hexrd), .wa(wa), .we(we), .wd(wd));
```

3. valid数组

valid 数组是用于标记寄存器堆中有效数据.

有了这个数组后, 我们能很容易地确定 full 和 emp:

```
1 assign full = (valid == 8'hFF);
2 assign emp = (valid == 8'h0);
```

- 4. head & tail
- 5. Initialization

```
1 initial begin
2  valid <= 8'b0;
3  head <= 3'b0;
4  tail <= 3'b0;
5  out <= 4'b0;
6
7  afterDeqFlag <= 0;
8  end</pre>
```

- Operations -- 出队,入队,清零 这些操作都在一个 always block 中实现。
 - 1. Enqueue
 - 1. 将 in 写入 tail 指向的位置 (注意 tail 不指向队列中元素)
 - 1. 向写地址wa 写入tail
 - 2. 向写数据 wd 写入 in

- 3. 将写使能 we 置1
- 4. 在一个时钟周期后清零 we 通过在下个周期判断 we 的值来决定是否清零
- 2. tail 自增1
- 3. 维护 valid

```
1
    always @(posedge clk) begin
 2
        if(we)begin
 3
            we \ll 0;
 4
        end
 5
        . . .
        if(enqEdge && !full)begin
 6
 7
            tail <= tail + 1;
 8
            we \ll 1;
9
            wa <= tail;
10
            wd <= in;
11
            valid[tail] <= 1'b1;</pre>
             out <= 4'b0;
12
13
        end
14
15
    end
```

2. Dequeue

本周期内将读地址写入 ra,下个周期内将 rd 写入 out (使用LED灯显示出队数据)

```
1
   always @(posedge clk) begin
 2
 3
         if(afterDeqFlag) begin
 4
             afterDeqFlag <= 0;</pre>
 5
             out <= rd;
 6
         end
7
        . . .
 8
         else if(degEdge && !emp)begin
9
             head <= head + 1;
             ra <= head;
10
11
             afterDeqFlag <= 1;</pre>
             valid[head] <= 1'b0;</pre>
12
13
         end
14
15
    end
```

3. Reset

```
always @(posedge clk) begin
1
 2
 3
        else if(rstEdge)begin
                 head <= 3'b0;
 4
                 tail <= 3'b0;
 5
 6
                 valid <= 8'b0;</pre>
7
                 ra <= 3'b0;
 8
                 out <= 4'b0;
 9
         end
10
    end
```

将显示功能单独分离到 SDU 模块


```
module SDU(
 1
 2
        input clk,
 3
        input[7:0] valid,
 4
        output reg [2:0] hexra,
 5
        input [3:0] hexrd,
 6
        input [2:0] head,
 7
        output reg [3:0] seg,
 8
        output reg [2:0] an
 9
        );
10
        reg [4:0] hexplay_cnt;// For hex_play refreshing.
11
        always@(posedge clk) begin
12
            hexplay_cnt <= hexplay_cnt + 1;</pre>
13
        end
14
15
        always @(posedge clk) begin
16
            // 为使数组中无数据部分对应的数码管不显示, an
            // 只在满足valid[an]=1的集合中跳转。当an自增1
17
            // 达到无数据位时(即tail的位置),
18
19
            // 将其置为队头位置
20
            if(hexplay_cnt == 0)begin
21
                if(!valid[an + 1])
                    an <= head;
22
23
                else begin
24
                    an \leftarrow an + 1;
25
                end
26
            end
27
        end
28
29
        always @(*) begin
30
            if(valid[an])begin
31
                hexra = an;
32
                seg = hexrd;
33
            end
34
            else
35
                seg = 4'b0;
36
        end
37
    endmodule
```

在主模块中实例化

Simulation

```
module queue_testbench();
reg clk;
reg rst;
reg[3:0] in;
reg enq;
reg deq;
```

```
wire[3:0] out;
 8
        wire full;
 9
        wire emp;
10
        wire [3:0] seg;
11
      wire [2:0] an;
12
13
      queue q(.clk(clk), .rst(rst), .in(in), .enq(enq), .deq(deq),
    .out(out), .full(full), .emp(emp), .seg(seg), .an(an));
14
15
        initial clk = 0;
      always #1 clk=~clk;
16
17
        initial begin
18
19
            enq = 0; deq = 0; #5
            in = 3'd1; #5 enq = 1; #5 enq = 0;
20
            in = 3'd2; #5 enq = 1; #5 enq = 0;
21
22
            in = 3'd3; #5 enq = 1; #5 enq = 0;
23
            in = 3'd4; #5 enq = 1; #5 enq = 0;
24
            in = 3'd5; #5 enq = 1; #5 enq = 0;
            in = 3'd6; #5 eng = 1; #5 eng = 0;
25
            in = 3'd7; #5 enq = 1; #5 enq = 0;
26
27
            in = 3'd8; #5 enq = 1; #5 enq = 0;
28
    #20
29
    #5
            deq = 1; #5 deq = 0;
            deq = 1; #5 deq = 0;
30
    #5
    #5
            deq = 1; #5 deq = 0;
31
32
    #5
            deq = 1; #5 deq = 0;
33
    #5
            deq = 1; #5 deq = 0;
34
    #5
            deq = 1; #5 deq = 0;
35
    #5
            deq = 1; #5 deq = 0;
    #5
            deq = 1; #5 deq = 0;
36
            deq = 1; #5 deq = 0;
37
    #5
38
    #5
            rst = 1;
    $finish;
39
40
        end
    endmodule
41
```



• Run on FPGAOL

enqueue 1



enqueue 2



enqueue 3



dequeue



dequeue

