

به نام خدا



دانشگاه تهران دانشکده مهندسی برق و کامپیوتر طراحی کامپیوتری سیستم دیجیتال


تمرین دستی۳

آرین سلطانی-ریحانه احمدپور	نام و نام خانوادگی
810198494-810198558	شماره دانشجویی
	تاریخ ارسال گزارش

فهرست گزارش سؤالات

2	سوال 1 - ديتاپث
5	سوال 2 - كنترلر
1	سوال 3 - نتایج خروجی

ديتايث:




```
`timescale 1ps/1ps
module FDatapath ( // fpga implement of datapath
        clk,
        rst,
        IJen,
        ALUop,
        read,
        write,
        initLine,
        line,
        writeVal,
        IJregen,
        fb3j,
        fbeq,
        isArith,
```

```
enable,
    waitCalNexti,
    writeMemReg,
    ldTillPositive,
    update,//enable for updating i,j after being checked and update "i"
    sign3j,
    signeq,
    done,
    sign,
    eq,
   mem,
    firstread,
);
    parameter size = 5;
    parameter memsize = 25;
    parameter initValIJ = 3;
    input clk, rst, firstread;
    input IJen, ALUop, read, write, initLine, writeMemReg;
    input writeVal, IJregen, fbeq, fb3j, isArith, enable, update, waitCalNexti,
ldTillPositive, ok;
    input [memsize-1:0]line;
    output [24:0]mem;
    output sign3j, signeq, done, sign, eq;
   wire [2:0]i;
   wire [2:0]j;
   wire [4:0]iMult4;
   wire [2:0]iReg;
   wire [2:0]iRegSaved;
   wire [2:0]jReg;
   wire [2:0]jRegSaved;
   wire [4:0]iMult5;
   wire [4:0]memIdx;
   wire [4:0]iMult2;
   wire [4:0]iMult3;
   wire [4:0]lastIndex;
   wire [4:0]lastIndexSaved;
   wire [4:0]iNextMult2;
   wire [4:0]iNextPos;
   wire [4:0]iNextPosSaved;
   wire [4:0]iNextPosAdd5;
   wire [2:0]iAtLast;
   wire [2:0]convertedI;
```

```
wire [2:0]convertedJ;
   wire [4:0]memIdxOut;
    wire [4:0]memIdxOutSaved;
    wire [4:0]memInp;
   wire newVal;
    wire regVal;
    wire regValSaved;
    C2 #(3) newI(.D0({1'b0, 1'b1, jReg[0]}),.D1({3'b0}),.D2({~jReg[0], 1'b0,
1'b0}),.D3({3'b001}),.A1(jReg[2]),.B1(jReg[1]),.A0(~jReg[0]),.B0(jReg[2]),.out(convertedI));
    C2 #(3) newJ(.D0({1'b0, 1'b1, iReg[0]}),.D1({3'b0}),.D2({~iReg[0], 1'b0,
1'b0),.D3({3'b001}),.A1(iReg[2]),.B1(iReg[1]),.A0(~iReg[0]),.B0(iReg[2]),.out(convertedJ));
    C2Adder \#(5) multiplyI5(.i1({2'b00, convertedI}), .i2({convertedI, 2'b00}), .o(iMult5));
    C2Adder #(5) indexAdder(.i1(iMult5), .i2({2'b00, convertedJ}), .o(memIdx));
    assign memIdxOutSaved = memIdxOut;
    S2 #(5)
indexMemReg(.D0(5'b0),.D1(5'b0),.D2(memIdxOutSaved),.D3(memIdx),.A1(1'b1),.B1(1'b1),.A0(write
MemReg),.B0(writeMemReg),.CLR(rst),.clk(clk),.out(memIdxOut));
    assign memInp = write ? memIdxOut: memIdx;
    MemoryBlock #(5,25) MB(.clk(clk), .rst(rst), .init(initLine), .line(line),
        .index(memInp), .val(regVal), .write(write), .read(read), .out(newVal), .mem(mem),
.firstread(firstread), .ok(ok));
    assign regValSaved = regVal;
    S2 #(1)
valRegister(.D0(5'b0),.D1(5'b0),.D2(regValSaved),.D3(newVal),.A1(1'b1),.B1(1'b1),.A0(writeVal
),.B0(writeVal),.CLR(rst),.clk(clk),.out(regVal));
    assign jRegSaved = jReg;
    S2 #(5)
JRegister(.D0(5'b0),.D1(5'b0),.D2(jRegSaved),.D3(j),.A1(1'b1),.B1(1'b1),.A0(IJregen),.B0(IJre
gen),.CLR(rst),.clk(clk),.out(jReg));
    C2Adder #(5) multiplyI3(.i1({1'b0, iReg, 1'b0}), .i2({2'b00, iReg}), .o(iMult3));
    assign iNextPosSaved = iNextPos;
    S2 #(5)
regTillPositive(.D0(5'd0),.D1(5'd0),.D2(iNextPosSaved),.D3(iNextPosAdd5),.A1(1'b1),.B1(1'b1),
.AO(ldTillPositive),.BO(ldTillPositive),.CLR(rst),.clk(clk),.out(iNextPos));
    assign sign = iNextPosAdd5[4];
```

```
assign iNextPosAdd5 = (waitCalNexti) ? (iNextPos + 5'b00101): iNextMult2;
   assign lastIndexSaved = lastIndex;
    S2 #(5)
registerLastIndex(.D0(5'b0),.D1(5'b0),.D2(lastIndexSaved),.D3(memIdx),.A1(1'b1),.B1(1'b1),.A0
(ld_index),.B0(ld_index),.CLR(rst),.clk(clk),.out(lastIndex));
    assign iRegSaved = iReg;
    S2 #(3)
IRegister(.D0(3'b0),.D1(3'b0),.D2(iRegSaved),.D3(i),.A1(1'b1),.B1(1'b1),.A0(IJregen),.B0(IJre
gen),.CLR(rst),.clk(clk),.out(iReg));
    assign iAtLast = (iNextPos == 5'b00000) ? 3'b000: (iNextPos == 5'b00001) ?
        3'b011: (iNextPos == 5'b00010) ? 3'b001: (iNextPos == 5'b00011) ? 3'b100:
        3'b010;
   C2Adder #(5) twiceNextI(.i1({2'b00, jReg}), .i2(~iMult3 + 1), .o(iNextMult2));
   assign i = IJen ? 3'b011: update ? iAtLast : i;
   assign j = IJen ? 3'b011: update ? iReg : j;
    assign done = iReg[0] & iReg[1] & jReg[0] & jReg[1];
endmodule
```

كنترلر:



```
timescale 1ps/1ps
module Controller (
    clk,
    rst,
    start,
    sign3j,
    signeq,
    done,
    sign,
    eq,
    waitCalNexti,
    writeMemReg,
    IJen,
    ALUop,
    read,
    write,
    initLine,
    line,
    writeVal,
    IJregen,
    fb3j,
    fbeq,
    isArith,
    enable,
    update,
    readLine,
    ldTillPositive,
    count,
    firstread,
    ok
);
    parameter size = 5;
    parameter memsize = 25;
    input clk, rst;
    input start, sign3j, signeq, done, sign, eq;
    input [5:0]count;
    input [memsize-1:0]line;
    output reg ldTillPositive;
    output reg waitCalNexti;
    output reg fb3j;
    output readLine;
    output ok, firstread, writeMemReg, IJen, ALUop, read, write, initLine;
    output update, enable, isArith, fbeq, IJregen, writeVal;
```

```
parameter [3:0]
        Start = 4'd0,
                            //0000
        Idle = 4'd1,
                            //0001
        Ydimension = 4'd2,
                            //0010
        Line = 4'd3,
                            //0011
        Shift3 = 4'd4,
                            //0100
        Sub3j = 4'd5,
                            //0101
        Add3j = 4'd6,
                            //0110
        Arithmetic = 4'd7,
                            //0111
        Sub = 4'd8,
                            //1000
        Add = 4'd9,
                            //1001
        Check = 4'd10,
                            //1010
        Prepared = 4'd11,
                            //1011
        Store = 4'd12,
                            //1100
        Updater = 4'd13,
                            //1101
        Next = 4'd14,
                            //1110
        Ready = 4'd15;
                            //1111
    reg first = 0;
    reg [5:0]loadInit = 0;
    wire [5:0]prevCounter, currCounter;
   wire [5:0]count2, newCount2;
   wire coutCount, coutCount2;
   wire valBitxx01, valBitxx00, valBitxx10, xorBit0and1, andBit0and1;
   wire enCount, loadCount;
   wire [5:0] sig;
   wire tmp;
   wire [3:0] ps, ns;
    S2 #(6)
update_counter_s2(.D0(prevCounter),.D1(currCounter),.D2(loadInit),.D3(loadInit),.A1(loadCount
),.B1(loadCount),.A0(enCount),.B0(enCount),.CLR(rst),.clk(clk),.out(prevCounter));
    C2Adder #(6) increase_counter_c2(.i1(prevCounter), .i2(6'd1), .o({coutCount,
currCounter}));
    S2 #(6)
update_counte2_s2(.D0(count2),.D1(newCount2),.D2(loadInit),.D3(loadInit),.A1(rst),.B1(rst),.A
0(ps[0]&ps[1]&~ps[2]&~ps[3]),.B0(ps[0]&ps[1]&~ps[2]&~ps[3]),.CLR(rst),.clk(clk),.out(count2))
; //AO(ps[0]&ps[1]&~ps[2]&~ps[3]) means it is line state and count2 needs to update
    C2Adder #(6) increase_counter2_c2(.i1(count2), .i2(6'd1), .o({coutCount2, newCount2}));
    assign valBitxx10 = ps[1]&(\sim ps[0]);
    assign valBitxx01 = (~ps[1])&ps[0];
    assign valBitxx00 = (\sim ps[1])&(\sim ps[0]);
    assign xorBit0and1 = ps[0]^ps[1];
    assign andBit0and1 = ps[0]&ps[1];
```


```
S2 #(1)
ns0 s2(.D0(~ps[0]),.D1(done&valBitxx01),.D2(((~ps[0])&(~valBitxx00))|(start&(valBitxx00))),.D
3((~ps[0])|(sign&valBitxx01)),.A1(~ps[3]),.B1(1'b0),.A0(ps[2]),.B0(ps[2]),.CLR(rst),.clk(clk)
,.out(ps[0])); //
       S2 #(1)
ns1 s2(.D0(ps[0]),.D1(((xorBit0and1)&~(valBitxx01))|(done&(valBitxx01))),.D2(xorBit0and1),.D3
(((xorBit0and1)&~(valBitxx01))|((~sign)&(valBitxx01))),.A1(~ps[3]),.B1(1'b0),.A0(ps[2]),.B0(p
s[2]),.CLR(rst),.clk(clk),.out(ps[1])); //
       S2 #(1)
ns2 s2(.D0(ps[1]),.D1(((\sim done)\&valBitxx01)|((\sim tmp)\&valBitxx10)|(valBitxx00)),.D2((ps[1]&\sim (valBitxx01))|
Bitxx10))|(coutCount&valBitxx10)),.D3(~andBit0and1),.A1(~ps[3]),.B1(1'b0),.A0(ps[2]),.B0(ps[2
]),.CLR(rst),.clk(clk),.out(ps[2])); //
ns3 s2(.D0(1'b1),.D1((done&valBitxx01)|((~tmp)&valBitxx10)),.D2((ps[1]&~(valBitxx10))|(coutCo
unt&valBitxx10)),.D3(andBit0and1),.A1(~ps[3]),.B1(1'b0),.A0(ps[2]),.B0(ps[2]),.CLR(rst),.clk(
clk),.out(ps[3])); //
       assign sig = \sim(count + \simcount2 + 6'b000001);
       assign tmp = sig[5] \& sig[4] \& sig[3] \& sig[2] \& sig[1] \& sig[0];
       C2 #(1)
ok_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[3]&((~ps[2])|(ps[2]&ps
[1]&(\sim ps[0]))),.B0(1'b1),.out(ok)); //A0(ps[3]&((\sim ps[2])|(ps[2]&ps[1]&(\sim ps[0])))) means it
is sub|add|check|prepared|next state and ok needs to update
       C2 #(1)
firstread_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[3]&ps[2]&(~ps[1
])&(~ps[0])),.B0(1'b1),.out(firstread)); //A0(ps[3]&ps[2]&~ps[1]&~ps[0]) means it is store
state and firstread needs to update
       // C2 #(1)
ldTillPositive_c2(.D0(1'b1),.D1(sign),.D2(1'b0),.D3(1'b0),.A1(~ps[2]|ps[3]|ps[1]),.B1(rst),.A
0(ps[0]),.B0(1'b1),.out(ldTillPositive)); //A0(ps[0]) if it is one means it is sub3j
otherwise it is shift3 if it isnt these states we have zero and ldTillPositive needs to
update
       C2 #(1)
writeMemReg_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0((\sim ps[3])&ps[2]&(
~ps[1])&(~ps[0])),.B0(1'b1),.out(writeMemReg)); //A0((~ps[3])&ps[2]&(~ps[1])&(~ps[0])) means
it is shift3 state and writeMemReg needs to update
       // C2 #(1)
waitCalNexti c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0((~ps[3])&ps[2]&
(\sim ps[1]) \& ps[0]), .B0(1'b1), .out(waitCalNexti)); //A0((\sim ps[3]) \& ps[2] \& (\sim ps[1]) \& ps[0]) means it
is sub3j state and waitCalNexti needs to update
       C2 #(1)
IJen_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[1]&ps[0]&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&(~ps[3])&
ps[2])),.B0(1'b1),.out(IJen)); //A0(ps[1]&ps[0]&~ps[3]&~ps[2]) means it is line state and
IJen needs to update
       C2 #(1)
ALUop_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[3]&ps[0]&(~ps[2])&(
```

```
~ps[1])),.B0(1'b1),.out(ALUop)); //A0(ps[3]&ps[0]&~ps[2]&~ps[1]) means it is add state and
ALUop needs to update
    C2 #(1)
read_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[3]&(~ps[0])&(~ps[2])
&(~ps[1])),.B0(1'b1),.out(read)); //A0(ps[3]&(~ps[0])&(~ps[2])&(~ps[1])) means it is sub
state and read needs to update
    C2 #(1)
write c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[3]&ps[0]&(~ps[2])&(
~ps[1])),.B0(1'b1),.out(write)); //A0(ps[3]&ps[0]&~ps[2]&~ps[1]) means it is add state and
write needs to update
    C2 #(1)
initLine_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[1]&ps[0]&(~ps[3]
)&(~ps[2])),.B0(1'b1),.out(initLine)); //A0(ps[1]&ps[0]&~ps[3]&~ps[2]) means it is line state
and initLine needs to update
    C2 #(1)
writeVal_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[3]&ps[2]&(~ps[1])
)&(~ps[0])),.B0(1'b1),.out(writeVal)); //A0(ps[3]&ps[2]&~ps[1]&~ps[0]) means it is store
state and writeVal needs to update
    C2 #(1)
IJregen_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[1]&(~ps[3])),.B0(
1'b1),.out(IJregen)); //A0(ps[1]&(~ps[3])) means it is line|add3j state and IJregen needs to
update
    C2 #(1)
fbeq_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[3]&(~ps[2])&(~ps[1])
),.B0(1'b1),.out(fbeq)); //A0(ps[3]&(~ps[2])&(~ps[1])) means it is add|sub state and fbeq
needs to update
    C2 #(1)
isArith_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[0]&ps[1]&ps[2]&(~
ps[3])),.B0(1'b1),.out(isArith)); //A0(ps[0]&ps[1]&ps[2]&(~ps[3])) means it is arithmetic
state and isArith needs to update
    C2 #(1)
enable_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[3]&ps[1]&(~ps[2])&
(~ps[0])),.B0(1'b1),.out(enable)); //A0(ps[3]&ps[1]&(~ps[2])&(~ps[0])) means it is check
state and enable needs to update
    C2 #(1)
update_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[2]&ps[0]&(~ps[3])&
(~ps[1])),.B0(1'b1),.out(update)); //A0(ps[2]&ps[0]&(~ps[3])&(~ps[1])) means it is sub3j
state and update needs to update
    C2 \# (1)
readLine_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[1]&(~ps[3])&(~ps
[2])&(~ps[0])),.B0(1'b1),.out(readLine)); //A0(ps[1]&(~ps[3])&(~ps[2])&(~ps[0])) means it is
ydimension state and readLine needs to update
    C2 #(1)
loadCount_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0(ps[0]&(~ps[3])&(~p
s[2])&(~ps[1])),.B0(1'b1),.out(loadCount)); //A0(ps[0]&(~ps[3])&(~ps[2])&(~ps[1])) means it
is idle state and loadCount needs to update
    C2 #(1)
enCount_c2(.D0(1'b0),.D1(1'b1),.D2(1'b0),.D3(1'b0),.A1(rst),.B1(rst),.A0((~ps[2])&ps[3]&ps[1]
```

```
&ps[0]),.B0(1'b1),.out(enCount)); //A0(ps[0]&(~ps[3])&(~ps[2])&(~ps[1])) means it is idle
state and enCount needs to update
    always @(ps) begin
        {ldTillPositive, waitCalNexti} = 0;
        case (ps)
            Start:
                        begin
            end
            Idle:
                        begin
            end
            Ydimension: begin
            end
            Line:
                        begin
            end
            Store:
                       begin
            end
            Shift3:
                        begin
                ldTillPositive =1 'b1;
            end
            Sub3j:
                        begin
                waitCalNexti = 1'b1;
                ldTillPositive = sign;
            end
            Add3j:
                        begin
            end
            Arithmetic: begin
            end
            Sub:
                        begin
            end
            Add:
                        begin
            end
            Check:
                        begin
            end
            Prepared:
                        begin
            end
            Store:
                        begin
            end
            Updater:
                        begin
            end
            Next:
                        begin
            end
                       begin
            Ready:
            end
        endcase
    end
endmodule
```

نتايج خروجي:


تست صفر





تست یک:




تست دو:









تست0:



تست1:





نست2: 4n (7 (1) 🔞 (7 (6) O Comp O Con X File Edit View Add Format Tools Bookmarks Window Help Wave - Default = https://www.diffchecker.com/diff ☆ **⊘ ©** 5 100 ns + E| E| E| E| M 6 | M M Diffchecker Text Sian in Create an account † 🌣 🛊 | 🛣 - 🏖 - 🏦 Ø • Ø • 👺 🖷 • 🥥 ■ Real-time Regular ÷ Collapsed © Expanded ■ Split ■ Unified ■ Word ■ Character **▶** 🗓 🕸 🗓 🕩 Tools 🗸 ##F171 3• • •€ • **3•** Search: **▼**| ## # | QQQ <u>L</u> 65 lines O Removals 65 lines 0 Additions Copy all Copy all The two files are identical 👢 | 🛂 📙 🖚 | file File Home Share View Save Diff Editor V Compare & merge Clear → · ↑ ... « semester6 → CAD → hw → 3 → trunk → sim → file AnyCap Screer * ^ Original Text 🛅 Changed Text 🛅 nusic input_0 picpick 52 0000101010110011001111000 52 0000101010110011001111000 input_1 programming * 53 0010111111111001111010010 53 0010111111111001111010010 input_2 semester6 54 00001110110000100000001110 54 00001110110000100000001110 output 0 3 55 0101011001100010001000110 55 0101011001100010001000110 output_1 file 56 0011010100010110101011100 56 **0011010100010110101011100** output_2 57 0011111000010010001100101 57 0011111000010010001100101 Remember ن نهایی-20220713 58 01100010001010000000001111 58 01100010001010000000001111 59 0001000001011010011111010 59 0001000001011010011111010 OneDrive - Persona 60 11011110001111111001010000 60 1101111000111111001010000 Deskton 61 1000101011011110110100101 61 1000101011011110110100101 Documents 62 1110001110111001011111011 62 1110001110111001011111011 Pictures 63 1100001101001000101100000 63 1100001101001000101100000 This PC 64 11010101011110001000010011 64 11010101011110001000010011 3D Objects 65 65 Desktop Documents Unlock all of Diffchecker's advanced The most secure way to run Diffchecker. Get Downloads features with Diffchecker Pro! Real-time diff, the Diffchecker Desktop app: your diffs → Music syntax highlighting, private diffs, export as never leave your computer! Pictures PDF, and more. Videos 6 items 1 item selected 1.68 KB Х Home View Search sim AnyCap Screer * ^ Name Date modified Size Type music file 6/16/2022 1:24 AM File folder picpick model 9/30/2018 7:06 PM File folder programming 🖈 tb 6/16/2022 1:24 AM File folder semester6 work File folder 7/14/2022 10:58 AM 3 modelsim 7/14/2022 10:58 AM Configuration setti... 11 KB file file sim_top.tcl 7/14/2022 10:19 AM TCL File 3 KB Remember vsim.dbg 7/14/2022 10:41 AM DBG File 600 KB ن نهایی-20220713 vsim.wlf 7/14/2022 10:58 AM WLF File 0 KB توضیحات مربوط به fpga:



```
برا للترويرولا على مد فاريع في استامه هرست را بروي مارول في سبت آوريء بديدراز دو مه عبل بديد دار FF آمريت مراس
                                                              · 109/8 @ WY , MU ( 1900 @ 8/63 .
                                  درهدة ان عرب معدم وارد انتهاب سرمعا للكهس والله محاد المراكم والاواكم م
                                                                 سس معنى مار عقف مروره في مرطرتم.
سلر هرست sq مي وي درج و مير هر صوفح استدري درج علامين مورسفون عر سفون عمر المقامة عم المؤمن العادست ع عربي
                                  Imc2: Al=2Bl== + - A0=B0==1 - Dol-
                  A0 = PS[2]
   CETOGU = IA
                  Bo = ps [2]
   B1 = 4
   ناسين من يعمل من المعمد على المروم المروع المروع معمود ما روال المران علول عليرد، المحمدة بودينار 17 را فيسرد
                                             الريعد الله الم من رامي المرود و الريعد 17 ود الله 100 رام المرد .
                                                            على سبرياها مع العدم إلى الساع المان :
 دم ست منفر
  Dot = done & (NPSTO) & PSTO)
  Doo = apsto]
  On = wpstoj | sign &(wpstoj) &pstoj
  10 to = (MpstoJ)& (pstT) pstoJ) | stortd(MpstT))d(MpstoJ)
                                                                         ست عب ps
  Dot = (pstoJaportJ) & ~ (mpott) &potoJ) I done & (mpott) & potoJ
  Do = 125 to ]
   Du = ((poto) apo[1]) da (mps[7] Rpoto]) | roign & (mps[2] & poto])
                                                                               ست دو دم
   On = pstojapstaj
  Out = (mpstijlepstojdunbue) | (pstijlempstojdutup) | m[pstiji pstoj)
  Do = PST7]
  On = N(pstTJ&psto])
  Dio = pstyle (pstyle npstoj) | cont Count de (pstyle npstoj)
    ps wer
  Doz = ( MPSTIJRPSTOJ & clone) 1 (potrija upstoj dutinp)
  Doo = 1
  On = (POTTJRPSTOJ)
  Dia = pst7 deapst7 R~pst0]) (cont Count d (pst7) d~pst0])
                                         بعَدِيكَ عمر سيارهم بقريب عوا سعين داده وركوند واحد وركود
صامعات
```

گزارش دیلیها:





دیلی برای ۵ بیت اددر می شود ۱۲/۵.

۲/۵ هم برای رجیسترها و ماژولهای مشابه.

طولانی ترین مسیر دیتاپث هم به ۲۲/۵ میرسد.