


مهر امتحانات			ű,	نعالی الله الله	ann,	u.				ئ	انی شده انی شده	E. E. B. B. B.
ریان به خانوادگی ایمرسور رشته تحصیلی صفور شماره دانشجویی ۱۹۹۹ ۱۹۹۹ ۱۹۹۹ ۱۹۹۹ ۱۹۹۹ ۱۹۹۹ ۱۹۹۹ ۱												
امضاءاستاد	نمره نهایی	1.	٩	٨	٧	۶	۵	۴	٣	۲		Weine I
این دفترچه شامل ۴ برگ امتحانی و ۲ برگ پیش نویسی رنگی می باشد.												

if not	
if nel	
return 7;	· · · · · · · · · · · · · · · · · · ·
else	
1eturn 2fib(n.7), 3fib(n-2);	· · · · · · · · · · · · · · · · · · ·
12. P. S.	k 1, som where site Could store of
all de	troda - 20 (1 cotura) 0 - 10
condinon land inthin XII. O'evalum & rasemon and	Derich Comp. land of cont. T
Marie Marie Lieute Lide ou me heele trace	
1 - Charles plant + 100 recom 1/1	' 3. 0
com solicitis de mangre de l'injerie Lange de l'injerie Lange	بلاس را ادافد بی دستا ۱۰۰۰ در دستارس را
المام عدلامی الدان ده المل سعداکی سی و مصری معی و در مه مسرطی ۱۱ الم	Circles as Africa as a surviva silling
The contract of the contract o	Che grade Cala Mush
a Reverby per training and the sur to UL	عمل راصور مي دلايم ما المراس مال است







```
timescale 1ns/1ns
module Datapath (
    clk,
    rst,
    entry,
    load_init,
    updater,
    alu,
    cal_res,
    res_updater,
    poping,
    dont_check,
    push,
    updated,
    done,
    backtrack,
    cal_update,
    result
);
    parameter size = 4;
    parameter stack_length = 128;
    parameter stack_digit = 7;
    parameter max_length = 15; // max entry number
    input clk,rst;
    input [size-1:0] entry;
    input load_init;
    input updater;
    input alu;
    input cal_res;
    input res_updater;
    input poping;
    input dont_check;
    input push;
    output updated;
    output done;
    output backtrack;
    output cal_update;
    output [5*size:0] result;
```

```
wire [size-1:0] n;
   wire [size-1:0] n_input;
   wire [size-1:0] multi2_idx;
   wire [size-1:0] multi3 idx;
   wire [size-1:0] multi2_idx_;
   wire [size-1:0] multi3 idx ;
   wire [size-1:0] multi2 in;
   wire [size-1:0] multi3_in;
   wire [size-1:0] rm2;
   wire [size-1:0] rm3;
   reg [size-1:0] stack [stack length:0];
    reg [stack_length-1:0] stack_right;
   reg [max_length-1:0] visited;
   reg [5*size-1:0] value [max_length:0];
   wire [5*size-1:0] multres;
   wire [stack digit-1:0] stack size;
   wire [stack_digit-1:0] update_size;
   wire [stack_digit-1:0] updater_size;
   wire [stack_digit-1:0] size_input;
   wire d2, d3;
   wire bt2, bt3;
   wire [size-1:0] ass2, ass3,assM2, assM3;
   wire assW;
   reg [size-1:0] two = \{\{(size-2)\{1'b0\}\}, 2'b10\};
   reg [size-1:0] three = {{(size-2){1'b0}}, 2'b11};
    assign value[0] = { \{(2*size-1)\{1'b0\}\}, 1'b1\};
    assign value[1] = { {(2*size-1){1'b0}}, 1'b1};
   AddSub nMinus1(.left(n), .right(4'd1), .addsub(2'd0), .res(multi2 idx ));
    AddSub nMinus2(.left(n), .right(4'd2), .addsub(2'd0), .res(multi3_idx_));
   AddSub #(7) addStackLen(.left(stack_size), .right(7'd4), .addsub(2'd1),
.res(update size));
    Register #(4) assign2(.clk(clk), .rst(rst), .en(updater), .pi(two),
.po(ass2));
    Register #(4) assign3(.clk(clk), .rst(rst), .en(updater), .pi(three),
.po(ass3));
    Register #(4) assignM2(.clk(clk), .rst(rst), .en(updater), .pi(multi2_idx),
.po(assM2));
```

```
Register #(4) assignM3(.clk(clk), .rst(rst), .en(updater), .pi(multi3_idx),
.po(assM3));
    Register #(1) assignWait(.clk(clk), .rst(rst), .en(updater), .pi(1'b1),
.po(assW));
    always @(*) begin
        if (load init) begin
            stack[1] = entry;
            visited[entry] = 1'b1;
        end
        else begin
            if (updater) begin
                visited[multi2_idx] <= 1'b1;</pre>
            end
            if (push) begin
                if (stack size-7'd1 == 0) begin
                end
                else begin
                     stack[stack size-7'd3] <= ass2 ;</pre>
                     stack[stack_size-7'd1] <= ass3 ;</pre>
                     stack[stack size-7'd2] <= assM2 ;</pre>
                     stack[stack_size] <= assM3 ;</pre>
                     stack_right[stack_size] <= assW ;</pre>
                end
            end
            if (bt2) begin
                 value[multi2_idx] <= {4'd0,rm2};</pre>
            end
            if (bt3) begin
                 value[multi3_idx] <= {4'd0,rm3};</pre>
            end
            if (cal_res) begin
                value[n] <= multres;</pre>
            end
        end
    end
    Register #(1) ackUpdate(.clk(clk), .rst(rst), .en(updater), .pi(1'b1),
.po(updated));
    ALU #(4) alu2(.alu(alu), .twothree(1'b1), .n(n), .m2(multi2_idx),
.m3(multi3 idx),
        .result(rm2), .done(d2), .backtrack(bt2));
    ALU #(4) alu3(.alu(alu), .twothree(1'b0), .n(n), .m2(multi2_idx),
.m3(multi3_idx),
        .result(rm3), .done(d3), .backtrack(bt3));
```

```
assign done = (dont_check == 1'b0) & (stack_size==1'b1) & (load_init==1'b0);
    // assign backtrack = bt3 & bt2;
    Register #(1) backtrackerReg(.clk(clk), .rst(rst), .en(bt3 & bt2), .pi(1'b1),
.po(backtrack));
    assign multres = two*value[multi2_idx] + three*value[multi3_idx];
    AddSub #(7) subStackLen(.left(stack_size), .right(7'd4), .addsub(2'd0),
.res(updater size));
    assign size_input = load_init ? 7'd1 : (cal_res ? updater_size : (updater ?
update size : 7'd0));
    Register #(7) sizeRegUpdate(.clk(clk), .rst(rst),
.en(cal_res|load_init|updater), .pi(size_input), .po(stack_size));
    Register #(1) cal_Updater(.clk(clk), .rst(rst), .en(cal_res), .pi(1'b1),
.po(cal update));
    assign multi3_in = poping ? stack[stack_size] : multi3_idx_ ;
    assign multi2_in = poping ? stack[stack_size-2] : multi2_idx_ ;
    Register assignNewMult3(.clk(clk), .rst(rst), .en(1'b1), .pi(multi3 in),
.po(multi3_idx));
    Register assignNewMult2(.clk(clk), .rst(rst), .en(1'b1), .pi(multi2_in),
.po(multi2_idx));
    assign n input = res updater ? multi2 idx : ( poping ? stack[stack size-
2]+1'b1 : (cal_res ? multi2_idx+1'b1 : (load_init ? entry : n_input)));
    Register res update n(.clk(clk), .rst(rst),
.en(res_updater|poping|cal_res|load_init), .pi(n_input), .po(n));
    assign result = value[entry];
endmodule
```

کد کنترلر:

```
`timescale 1ns/1ns
module Controller (
   clk,
   rst,
   start,
```

```
updated,
    done,
    backtrack,
    cal_update,
    load_init,
    updater,
    alu,
    cal_res,
    res_updater,
    poping,
    dont_check,
    push
);
    input clk, rst;
    input start;
    input updated;
    input done;
    input backtrack;
    input cal_update;
    output reg load_init;
    output reg updater;
    output reg alu;
    output reg cal_res;
    output reg res_updater;
    output reg poping;
    output reg dont_check;
    output reg push;
    parameter [3:0]
        Start = 4'd0,
        Idle = 4'd1,
        Initer = 4'd2,
        Mult = 4'd3,
        Stack = 4'd4,
        ALU = 4'd5,
        Back = 4'd6,
        Pop = 4'd7,
        Poper = 4'd10,
        Update = 4'd8,
        Done = 4'd9;
```

```
reg [3:0] ps, ns;
   always @(posedge clk, posedge rst) begin
       if(rst)begin
           ps <= Start;</pre>
       end
       else
           ps <= ns;
   end
   always @(ps, start, updated, done, backtrack, cal_update) begin
       case (ps)
           Start:
                       ns = start ? Idle : Start;
           Idle:
                       ns = Initer;
           Initer:
                      ns = Mult;
           Mult:
                       ns = Stack;
           Stack:
                       ns = ALU;
           ALU:
                      ns = Back;
           Back:
                       ns = backtrack ? Pop : Update;
           Pop:
                       ns = done ? Done : Poper;
                       ns = Pop;
           Poper:
           Update:
                       ns = Mult;
           Done:
                       ns = Start;
           default: ns = Start;
       endcase
   end
   always @(ps) begin
       {load_init, updater, alu, cal_res, res_updater, poping, dont_check, push}
= 0;
       case (ps)
           Start: begin
               dont_check = 1'b1;
           end
           Idle: begin
               load_init = 1'b1;
               dont_check = 1'b1;
           end
           Initer: begin
               dont_check = 1'b1;
           end
```

```
Mult: begin
                dont_check = 1'b1;
            end
            Stack: begin
                dont_check = 1'b1;
                updater = 1'b1;
                push = 1'b1;
            end
            ALU: begin
                alu = 1'b1;
            end
            Back: begin
            end
            Pop: begin
                cal_res = 1'b1;
            end
            Poper: begin
                poping = 1'b1;
            end
            Update: begin
                res_updater = 1'b1;
            end
            Done: begin
            end
        endcase
    end
endmodule
```

کد تست بنچ:

```
`timescale 1ns/1ns

module TB ();

reg clk=1'b0, rst=1'b1, start=1'b0;
 reg [3:0] entry = 4'd15;
 wire load_init;
 wire updater;
 wire alu;
 wire cal_res;
```

```
wire res_updater;
wire poping;
wire dont_check;
wire push;
wire updated;
wire done;
wire backtrack;
wire cal_update;
wire [20:0] result;
Controller c(
clk,
rst,
start,
updated,
done,
backtrack,
cal_update,
load_init,
updater,
alu,
cal_res,
res_updater,
poping,
dont_check,
push
);
Datapath dp(
clk,
rst,
entry,
load_init,
updater,
alu,
cal_res,
res_updater,
poping,
dont_check,
push,
updated,
```

```
done,
  backtrack,
  cal_update,
  result
  );

always #20 clk = ~clk;

initial begin
     #40 rst = 1'b0; start = 1'b1;
     #100 start = 1'b0;
     #20000 $stop;
  end

endmodule
```

خروجي:

