

If the process is taking 'p' time in doing I/O then,

$$\text{CPU Utilization} = (1-p)$$

$$\text{if } p = 80\%$$

then,

$$\text{CPU Utili.} = 20\% \text{ only}$$

So, it is a big problem.

If we increase main m/m size to 16 MB then we can put 4 procs.

Say each process take 'p' time to take I/O.

then probability of all process doing I/O $\rightarrow p^4$

$$(\eta) \text{CPU Utilization} = 1 - p^4$$

$$\text{if } p = 80\%$$

$$\text{then } (\eta) = 60\%$$

If main memory size $\rightarrow m$ MB
Process size $\rightarrow n$ MB

then,

$$\eta = 1 - (p)^{m/n}$$

$$\text{If } m = 32 \text{ MB } n = 4 \text{ MB}$$

$$\eta = 83\%$$

$$\text{If } m = 48 \text{ MB } n = 4 \text{ BB}$$

$$\eta = 93\%$$

$$\left(\frac{m}{n}\right) \rightarrow \text{total no. of processes in main m/m}$$

$$\boxed{\eta = 1 - p^k}$$

$k \rightarrow$ degree of multiprogramming
 $\lim_{k \rightarrow \infty} (1-p^k) = 1$ [$\because p < 1$]
no. of process can get instl main memory at a time called as degree of multiprogramming.

\rightarrow we can't get 100% bcz it will possible if we have $m \rightarrow \infty$ and it is not possible. So we take definite size of 'm' and try to maintain all process in the main m/m using m/m management techniques.



\rightarrow Memory manager take responsibility for allocation and deallocation of m/m along with security.

\rightarrow Program under execution called process. Process resides in RAM but program in ROM/Hard Disk.

Object Code, Relocation and

Linker


Text



Assembly Code

In systems compiler combining assembler, linker and loader.

Object Code



Object Code is present in hard disk.


Object Code (contains)

- Header
- Text segment / Code segment
- Data segment
- Relocation information
- Symbol table
- Debugging info


Header performs the role of index to point the starting of all other parts of object code.

Relocation Info.

Assume a program



But if we allocate that program in memory it might be possible that starting address in main memory is not from L0. Assume address start from lookt



ReAllocation at different address.

lookt+4 → Absolute Address
(final address)

We can't provide absolute add. to process at compile time bcoz it might be possible that another process should already running at that address. So providing absolute address is difficult that is why we provide relocatable address.


'RelocationInfo' contains details of parts of program contain relocatable address.

→ Symbol table contains info. of symbol and its address. defines in programs

Some symbols are unresolved as printf() and scanf() bcoz its definition not given in program but we use it.

→ To resolve this symbols we use linker.

→ gdb → debugger
Ex. onlinegdb.in.




Linker resolved the Object Code unresolved Symbols.

Linker tries to find the unresolved in directories of System

→ Ex: C directory
(Local Disk C)

Contains all unresolved symbols in windows.

Object Code (Linker) contains,




→ Linker also uses relocatable address.

→ Dynamic linking used for shared libraries, but it might lead to page fault if program is not present at that location.


Responsibility of Linker

- ① Relocation
- ② Symbol Resolution of unresolved symbol.

Loader



Loader loads to mm on address provided by OS.



- ① Program loading ← Load
- ② Relocation. ← Link
- ③ Symbol Resolution. ← Link

Compile time: At compile time relocation occurs as (Symbol names → Relocatable add.)

Link time: At link time (Relocatable code of various module → Relocatable add of combined module)

Load time:

(Relocatable Add. → Absolute Add.)
(Combined module)

Run time: Dynamic linking occurs at run time. It requires OS support

→ Static libraries doesn't require OS support

Ques Q5 Question on Linker

Q A linker is given object modules for a set of programs that were compiled separately. What info. 'need not' be included in object code.

Ans-4

- ① Object Code
- ② Relocation code
- ③ Name and location of all external symbols defined in object module
- ④ Absolute address of symbols

Q8 In a resident OS computer, which of the following software must reside in main memory under all situations?

- ① Assembler
- ② Linker
- ③ Loader
- ④ Compiler

Ans- Loader because it loads everything (assembler, linker, process, compiler) in memory if needed.

If loader will not run inside everything will be hard to

2001 The process of assigning load addresses to the various parts of the program and adjusting the code and data in the program to reflect the assigned _____.

- ① Assembly
- ② Parsing
- ③ Relocation
- ④ Symbol Resolution

→ Load address also called absolute address comes under consideration after loading.

2004 Consider a program P - - -

Ans- Link time.

2002 Dynamic linking can cause security concern because

Ans → The path for searching dynamic libraries is not known till run time

On dynamic linking security issues arises if a process tries to access the resource of another process.

Gate-2003

which of the following is not an advantage of using shared, dynamically linked libraries as opposed to using statically linked libraries? Ans-2


- ① Smaller size of executable code
- ② Lesser overall page fault rate in system

- ③ Faster program startup
- ④ Existing program needs not be re-linked to take advantage of newer version of libraries

Note → If there is any doubt in linker and loader then watch the video of (object code, Relocation and linker) after 20:00 mins.

fixed Partitioning


→ Allows lots of processes in main m/m.
Contiguous m/m alloc



m/m divided into 4 equal/not parts, each process is allowed to use any part in a contiguous manner also called fixed partitioning.

Disadvantage

→ Internal fragmentation




Assume process size is 1 MB and it found first allocatable as 2 MB then process get inside the m/m and 1 MB of space get wasted. Called internal fragmentation.

Relocation and Protection in Contiguous m/m allocation

→ If a process load in main m/m then relocation is done by loader. But it is a software approach, and problem with this approach is— Assume process P,

Goto 10

and when loader loads it to main m/m it will get absolute address




but we can't provide space to any process because it needs contiguous spaces. This problem called as 'external fragmentation'.

→ External and internal fragmentation seems similar but they are not


(4) Degree of multiprogramming is limited or fixed.

Note → Fixed partitioning was used long ago. So its very rare chance of coming in exam. But still we have to prepare Qto



If P₁ gets swap out from m/m for some purpose and P₂ comes inside after P₁ on its place.

So, if P₁ comes back then scenario will be like



Goto 10 + 100k + 200k


→ So, it is a problem at load time binding.

→ That is why OS prefers run time binding and it introduces the concept of logical & physical addresses.

In case of swap in & out using loader for converting relocatable to absolute add. wasn't a good idea.

→ Address generated by CPU called as logical started with '0' for each process.

→ Memory manager use to convert logical address to physical address.





LA → Logical Add.

PA → Physical Add.

LR → Limit register

RR → Relocation register.

Scenario



CPU address starts with 0 and should be inside the range of LR. (0-99) 100 units.

→ CPU sends LA as 20, goes to verifies that $20 \leq 100$.

If true then it will add the value of RR to 20 and get the value of $100k + 20$ and get the value at this physical address from main.m/m and return it to CPU.

→ If value ($LA > LR$) then, LR will trap it.

→ LR binds the process in allotted space.

→ If process swaps out and swaps in only value at RR should be changed by OS.

→ RR and LR value under the control of OS not in control of process.

→ This is hardware approach of m/m management, in contiguous manner.


Dynamic Partitioning (Variable Partitioning)

→ Widely used.

→ No two process can put in same partition.

→ One process can't take two partitions.

→ Size can be decided as required by process.



→ If there is internal fragmentation, then there should be external fragment. But if there is no internal fragmentation we can't say anything about external fragmentation.

→ Assume 2KB and 3KB process get completed and both partition are available now. So, we have total space of 4KB but we can't allot it to 4KB process.

- So there is external frag. but internal frag. is not there.
- External frag. mainly occurs due to contiguous allocation only.
- So, procs need not be available in contiguous manner to avoid external fragmentation called as paging.

Compaction → Grouping of vacant and occupied parts together. Also called as defragmentation. It is a solution before paging.

→ But compaction have its own disadvantage as for the compaction it takes some time and for that time all process inside m/m needs to be stopped, means CPU get idle and efficiency get reduced.



→ So, compaction is one of the disadvantages of dynamic partitioning.

Advantages of Dynamic Partitioning


- ① Degree of multiprogramming not fixed (No. of process)
- ② Size of process is not limited by size of partition.
- ③ flexibility.

- Disadvantages:
- ① Allocation and deallocation of m/m is very complex.
 - ② Managing holes (vacant space) created by swapped out proc. in m/m (in case of large no. of process) is headache.
 - we did it using various data str. and algo.


Bit map for dynamic partition



So, bit map and linked list are to keep track of holes in dynamic allocation.



So can decide the size of allocation unit as required. Assume AU = 4 Bytes. The complete main m/m get divided into 4 Bytes fragments.



→ no. of bits = no. of allocation units.

→ bits that represent holes contains 0 and occupied contains 1.
 → Assume that Allocation Unit size = 4 Byte = 32 bits and we have a single bit in bit array to represent a Allocation Unit, means for a single AU we have 32 units of data and 1 unit for representation.
 → So, total 33 units required for 1 AU, and since 1 bit is extra that of array bit so, $\frac{1}{33}$ of space is extra required for each AU.

Assume we are increasing the size of allocation unit then lesser the size of bit array but it creates a problem. If process comes in two different AV's or if a AV contains both process and hole then we can't represent it in bit array.



→ find out the hole is also a tedious task bcz hole is represented by run of 0's and finding sequence of 0's is a slow process.

Advantages

If any process get feed up then it will automatically get combined with holes. (1 converts to 0) and mapped with consecutive 0's.

Linked List

→ Linked list is using more frequent than bitmap.




- searching doesn't take time
- it also takes less m/m.
- we can insert node at beginning in $O(1)$.
- we maintained list in increasing order of starting add. so that if process swaps out merging can be easy.

First fit, Best fit, Next fit, Worst fit

Although all the algo. can use in both dynamic & fixed partitioning but we are considering the case of dynamic partitioning bcoz fixed partitioning is not in use.


① First fit [faster among all]

OS
Hole (0-99)
Process (100-199)
Hole (200-299)
Process (300-399)




→ start from beginning and if you get a hole that is enough to hold a process then allocate it.

Assume, P = 50 bytes came in order to execute then in first fit



if Process (100-199) swaps out then



② Next fit (Not Useful)
it is not better than first fit.

→ it is working is similar as first fit but we don't start from beginning we start from the next node to the node we left earlier.

③ Best fit

find the smallest hole that is big enough to hold the process to reduce the waste of space.

Assume we have 3 holes as 20 MB, 10 MB, 5 MB then best fit allot the 5 MB for 3 MB process.

Disadvantage

- ① It is slower than first fit.
- ② After allocation newly formed hole size is very small, so that we can't allot it to others.

Worst fit → It is just reverse of best fit.

We allot the process to largest holes.

→ Searching for largest hole is time taking process.

Quick fit → Maintain a linked list contains most frequently used hole sizes.

→ It wastes lot of space sometimes.


→ So, best algo. is still first fit.

If best fit linked list is get sorted in increasing order of hole sizes, only for holes, then it will work same as first fit.


→ In C Lang., malloc function use first fit algo. and it's faster one.

Process request


300K, 25K, 125K, 50K



first fit



Best fit



→ So, 50K can't be kept anywhere

This request can be satisfied in first fit not in Best fit due to external fragmentation.

→ It might be possible that we get different ans. if change the order of requests.

Variable Partitioning


Gate 2016

Given space = 1000 KB

Two partition of size → 200 & 260 KB


So remaining space
= 100 - 460
= 540 KB

1000 KB



We want to get max. partitions so we arrange in this order.

①




→ Only 2 partition

②



→ Two partition

③




→ Max. 3 partition possible

To get 'smallest portion request that can be denied', divide into 3 partition of equal size.

$$\rightarrow \frac{540}{3} = 180$$

any request greater than 180 is denied, but 181 is smallest.

→ If they ask for largest request to denied then arrange in way to get min. + partition as - no. of



→ Ans - 541 should be denied.


Gate 1998

Good question do it by self.

Q. When will 20k job get completed?

Summary on Partitioning

Partitioning



→ But Unequal is better than equal partitioning

IF → Internal fragmentation

EF → External fragmentation

→ In unequal size we are limited with process size we can't take process with size more than max. partition. For the solution we have 'overlays'.

whenever process is running it doesn't use complete program at a time (just use some part of it). So if there is no sufficient partition then upload only some part of program in m/m and perform swap in and swap out as the parts get executes called overlays.

→ Compaction is time taking and costly.

→ Overlays and virtual m/m are similar concept but overlays done by user and virtual m/m handle by OS.

→ Virtual m/m means to use RAM effectively we keep all programs in Hard Disk and take a part of it to Ram. So that more process can run simultaneously.

Overlays

Overlays driver is code written by user bcoz its responsibility of user.

Consider a 2 pass assembler
pass 1: 70 kB pass 2: 80 kB

Symbol Table: 30 kB (ST)

Common Routine: 20 kB (CR)

Total m/m \rightarrow 200 kB

But at any time only one pass will be in use and both the passes always need ST and CR. If overlays driver is 10 kB, then what is the min. partition size required?

Solⁿ

Pass 1: $70 + 30 + 20 + 10 = 130 \text{ kB}$

Pass 2: $80 + 30 + 20 + 10 = 140 \text{ kB}$

So, we require min. 140 kB partition bcoz both passes are coming alternatively.

This way we can manage in 140 kB only instead of 200 kB using overlays concept.



Ques(98) (Overlay tree)

Ans - 14 kB

Traverse from Root to Leaf and find m/m size in all four cases and select max. size and become min. partition required.


Need for Paging:

- Solution of external fragmentation
- we devide the process and main m/m both in small parts of same sizes



Page is a part of process and frame is a part of memory.

→ Page size and m/m frame size should be same



main m/m (16 kB)	
0	P ₁
1	P ₁
2	P ₁
3	P ₂ PS
4	P ₂ PS
5	P ₂ PS
6	P ₂ PS
7	P ₃
8	P ₃
9	P ₃
10	P ₃
11	P ₃
12	P ₄ PS
13	P ₄ PS
14	P ₄ PS
15	P ₄ PS
	OS

Each frame of size
($\pm 1 \text{ kB}$)


Assume that P₂ and P₄ go out for I/O and in that time P₅ that have 8 pages get inside the m/m. So P₅ will take place on the slots made free by P₂ and P₄.

→ But it creates issues as CPU will generate logical address b/w (0-7) and how will it get mapped on main memory. So we need a m/m management unit.

0	10th
1	
2	
3	
4	
5	
6	
7	


Assume CPU wants 10th word of 1st Page of Process then it will send logical address as -

Logical address (Two parts)



Offset contains value of 'word or byte' we require.

Logical Add.



→ CPU generates relocatable add.

Ex (Paging)

→ 64B mm

$$2^6 = 64 \text{ (6 bits required in address)}$$

→ frame = 4B

$$\text{no. of frames} = \frac{64}{4} = 16 \text{ frames}$$

0	0	1	2	3	X
1	u	s	6	7	X
2	8	9	10	11	P ₁
3	12	13	14	15	P ₁
4	16	17	18	19	P ₁
5	20	21	22	23	P ₁
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					

64B (mm)

$$\rightarrow \text{Process size} = 16B$$

$$\rightarrow \text{Page size} = \text{frame size} = 4B$$

$$\rightarrow \text{No. of pages} = \frac{16}{4} = 4 \text{ pg}$$

0	0	1	2	3
1	4	5	6	7
2	8	9	10	11
3	12	13	14	15

16B
Process



→ All the integers are Byte no. bcoz each part have size 4B.

Page table

→ Every process have page-tables separately.

0	f ₂
1	f ₃
2	f ₄
3	f ₅

No. of entries in page table = no. of pages

→ It contains info. about frame that contains particular page.

→ No. of bits in logical add. depends upon size of process and no. of bits in physical add. depends on size of main mem.

→ We are considering byte addressable.

Logical Add. / < offset	1	1	0	1	1	0
(110 → 6) 4B						

→ 6 in binary 110

1	1	1	0
pg. no.			offset

0	1	2	3
			6

We put 6 (0110) in logical add. and then separate 2 bit from it for offset because each page size is 4B and two represent 4 we need two bits only (00, 01, 10, 11).

011	0	f ₂
pg. no.	1	f ₃
	2	f ₄
	3	f ₅

24B < 2²³

Page table

0	0	1	1	1	0
frame no.					offset

but $(1110)_2 \rightarrow (14)_{16}$ so the way we map the addresses
 → we can't use load time binding bcoz loader provides absolute address and if process performs I/O and comes back then again new absolute add. reqd and it is a hollow task.

→ So we go for run time binding. In run time binding if we use software approach then each time OS will get called, so we do hardware approach for simplicity, bcoz OS is already busy in doing lot of tasks.


Basics of Binary Add.

$2^{10} \rightarrow \text{Kilo}$ $2^{20} \rightarrow \text{Mega}$ $2^{30} \rightarrow \text{Giga}$

$2^{40} \rightarrow \text{Tera}$

→ $2^{28} \text{ Byte} = 256 \text{ MB}$

Using 'n' bits we can address 2^n units.




(frame no.) (frame size)

→ Everything is going in power of 2.

Physical Address space and logical address space (PAS/LAS)

Word → Smallest addressable unit in a computer.



→ So word size is 1 byte (8 bits).

Main m/m

$$\begin{aligned} \text{Assume main m/m} \\ \text{have 128 words} \\ \text{then no. of bits} \\ \text{required in address} \\ = \log_2 128 \\ = 7 \text{ bits} \end{aligned}$$

~~9mp~~

PAS = Size of main memory.

$$\begin{aligned} \text{Given, PAS} &= 128 \text{ KB} \\ &= 2^{7+10} \text{ B} = 2^{17} \text{ B} \end{aligned}$$

$$\text{word size} = 4 \text{ B} = 2^2 \text{ B}$$

$$\text{size of PAS in words} = \frac{2^{17}}{2^2} = \underline{\underline{2^{15} \text{ words}}}$$

→ 15 bits required to add. each words.

→ Physical address required 15 bit.

→ If PAS = M words then PA requires $(\log_2 M)$ bits.

LAS = Size of process.

$$\text{LAS} = 256 \text{ MB} = 2^{28} \text{ B}$$


$$\text{word size} = 4 \text{ B}$$

$$\text{LAS in words} = \underline{\underline{2^{26} \text{ words}}}$$

→ 26 bits required to address a logical address.

→ PAS = 128 kB, LAS = 256 MB
 It means process can't enter completely in main m/m. So we have concept of virtual m/m, so, we add only a part of process in main m/m.

→ But virtual memory concept can also life, if process can completely enters, in a way to increase the degree of multiprogramming.



If (LAS > PAS) then,

→ LAS → called as virtual address space here

LA → virtual address

→ But we can use the name in case of multiprogramming too.

→ Assume,
 Page size = frame size = P words
 → then, to address each word in a page require $(\log_2 P)$ bits
 called as Page offset.

Ex Page size = 4 kB

word size = 4 B

On words page size = 2^{10} words

→ Page offset = 10 bits

Page Table

PAS = main m/m size = M words
 LAS = process size = N words
 Page size = P words
 $(PA)_{\text{bits}} = \lceil \log_2 M \rceil = \underline{m \text{ bits}}$

$(LA)_{\text{bits}} = \lceil \log_2 N \rceil = \underline{n \text{ bits}}$

$(\text{Page size})_{\text{bits}} = \text{offset} = \lceil \log_2 P \rceil = \underline{p \text{ bits}}$

Ex → Say,

LAS = 128 MB PAS = 1 MB
 Page size = 4 kB


if don't talk or given about word assume word = 1 B.

LAS = 128 M words = 2^{27} words
 PAS = 2^{20} words
 Page size = 2^{12} words

→ LA = 27 bits

→ PA = 20 bits

$(\text{Page size})_{\text{bits}} = 12 \text{ bits} = \text{page offset}$



frame size = P words

Total 2^m frames words in m/m


frame = 2^p word

PAS = 2^m w

No. of frame in PAS = $\frac{2^m}{2^p}$

$$= \underline{2^{m-p}}$$


→ 2^{m-p} frames with 2^p words in each frame



$$LAS = 2^n \text{ words}$$


$$\text{Page size} = 2^b \text{ words}$$

$$\text{No. of pages} = \frac{2^n}{2^b} = 2^{n-b}$$



Both page offset and frame offset
Should be same

Page table



No. of entries in page table
= no. of pages in process

Entry size = e bytes

$$\text{Page table size} = (2^{n-b} * e) B$$

If don't mention about 'e'
In question then, calculate it,
'e' → frame size because
entry contains frame no.
 $\Rightarrow e = (m-p)$

$$\text{Page table size} = (2^{l-b}) (m-p) B$$

Practically ' $e > (m-p)$ ' bcoz
entry doesn't contain info. of
frame no. only it also contains
various other info. too. but
if in question 'e' doesn't given
then we will definitely go
with $e = m-p$ only.

Ex → LA = 27 bits

15	12
----	----

PA = 20 bits

8	12
---	----

P. offset = 12 bits

$$\text{Page Table size} = 2^{15} \times 8 = 2^{18} \text{ bits}$$

$$= 2^{15} \text{ Bytes} = 32 \text{ kB}$$



$$\text{Page size} = 4 \text{ KB} \text{ (Given in Ques.)}$$

$$LAS = \text{No. of pages} \times \text{page size}$$

$$PAS = \text{No. of frames} \times \text{frame size}$$

Note → Do as many questions as possible
on this topic

Page table entry



Caching disabled → Process should not be maintained in Cache for the freshness purpose.

Referenced bit → Page is referred or not.

→ Modified bit says page is modified or not.

If page is modified and you want to keep some another info. in page then that modified info. should be kept in hard disk.

This bit also called **dirty bit**.

→ Protection bit shows the info. of protection like Read only, write only, R/W, execute, etc.

→ P/A is important in case of virtual m/m concepts.

In case of demand paging if page is not present then it will cause a page fault.

→ In this case load the page from hard disk and give it to CPU.

~~Ques~~ Ques 2004 → On Page table entry

$$LA = 32 \text{ bit} \Rightarrow VAS = 2^{32} B$$

$$PA = 30 \text{ bits}$$

$$\text{Page size} = 4 \text{ KB} = \frac{\text{frame size}}{2^{12} B}$$

$$e = 32 \text{ bit}$$

→ Byte addressable

$$\Rightarrow VAS = 2^{32} B$$

$$PAS = 2^{30} B$$

If given words addressable then $2^{32} W$ and $2^{30} W$.

Page table entry

Base no	Others
---------	--------

$$\text{frame no} \rightarrow (m-b)$$

$$PA = 30 \text{ bit}$$

$$\text{Page offset} = 12 \text{ bits}$$

$$\text{frame no} = 30 - 12 = 18 \text{ bits}$$

$$\text{Others} = 32 - 18$$

$$= 14 \text{ bits Ans}$$

~~No. of pages~~

$$(\text{Page no.}) \text{ bits} = 32 - 12 = 20$$

$$\text{No. of pages} = 2^{20}$$

$$\text{Table size} = 2^{20 \times 32 \text{ bits}}$$

Note → Always remember about Byte and word addressable.

Need of multilevel paging

~~$$LA = 22 \text{ bits}$$~~

~~$$LAS = 2^{22} B \quad (\text{Byte Addressable})$$~~

~~$$\text{Page size} = 4 \text{ KB} = \frac{2^{12} B}{12 \text{ bits}}$$~~

~~$$\text{Page offset} = 12 \text{ bits}$$~~

$$(\text{Page no.}) = 22 - 12$$

$$= 10 \text{ bits}$$

$$\text{No. of pages} = 2^{10} = 1 \text{ K}$$

$$(\text{Page table entry}) \text{ size} = 4 \text{ B}$$

$$\text{Page table size} = 1 \text{ K} \times 4 \text{ B}$$

$$= 4 \text{ KB}$$

Working set → No. of pages of process inside main memory bcoz we are inserting a part of process in m/m.

Principle of locality → It says that at a point of time a process can access only few pages called working set, according to requirement.

→ Page table resides in main m/m. Main m/m divides in frames of some size then if page table size is greater than frame size then we will divide the page table according to frame sizes and then kept it.

→ Assume page size or frame size is 256 KB but page table size is 1024 kB then table will divide in 4 frames.

Two-level paging examples

Pagesize = 4 KB


$$PAS = 2^{14} B$$



$$\frac{2^{14}}{2^{12}} = 2^{32} \text{ frames}$$

LAS - 2³² bits

$$LA = 32 \text{ bits}$$



$$\frac{2^{32}}{2^{12}} = 2^{20} \text{ pg.}$$

→ We have page table to map pages and frames.


$$\text{Page table size} = (2^{20} \times 4) B \\ = 4 MB$$

$$\text{frame size} = 4 KB.$$

So, page table can't fit in one frame, so we will divide it.

→ No. of pages in page table after division = $\frac{4 MB}{4 KB} = 1 K$

→ So, to keep track of record that which page of page table present in which frame of main m/m.



$$\text{Page table size} = (2^{10} \times 4 B) \\ = 4 KB.$$


→ So, now page table size equals to frame size hence we have no need to further divide the 2nd page table.

→ So, here we have 2 page tables that's why it is known as 2-level paging.

→ In LAS, page size is 2¹² B so, to check os identity 1 B we needed 12 bits.

Ex: Assume page has 2² bytes data then we require 2 bits to identify a single byte in LAS as,

2 bits



We have a different 2 bits combination for each byte in page.

→ Similarly, for 2^{12} Bytes we need 12 bits.


Similarly assume each entry of page table is 4 Bytes then how many entries will be present in one page

Page size = 4KB and entry = 4B


$$\Rightarrow \text{no. of entries} = \frac{4 \times 1024}{4} = 2^{10}$$

So, to address any bit in page table we need 10 bits.

→ Each CPU have a Page table register that have the address of starting of page tables and page table is resides inside the frame. so basically register points to frame



→ Load a process without paging reduces the degree of multiprogramming.



I contains 10 bits info block, in page table I (outer table) contains 2^{10} entries so to point out an entry we need 10 bit number.

This 10 bit no. get add with base add. of PT1 to gives the exact page no. we look at the frame no. in that entry and then add it with base add. of PT2 to get the final frame no.

→ To get final frame in PT2 we have II part 10 bit because frame size is fix for both the tables.

→ and finally as we get final frame in main m/m we add offset to it, so that we can get that particular byte that we needed.

~~examples on multilevel paging~~

→ Assume that everything is byte addressable

Contd -

Note → Video is also downloaded first do all the questions by self and then watch video if required.

	Virtual Address	Page Size	Page Table Entry size	PT1	PT2	PT3
①	48b	1KB	4B	$2^{36} B$	$2^{24} B$	$2^{12} B$ (4KB)
②	64b	1MB	4B	$2^{48} B$	$2^{28} B$	$2^{16} B$
③	72b	1GB	4B	$2^{44} B$	$2^{16} B$	—
④	72b	2.5GB	4B	2^{46}	2^{20}	—
⑤	72b	16MB	4B	2^{50}	2^{28}	2^6

Address Split

①	10	12	12	14
	PT3	PT2	PT1	Offset
②	8	18	18	20
③	14	28	30	
④	18	26	28	
⑤	4	22	22	24

Soln

$$\text{① } VA = 48b \quad VAS = 248 B$$

$$\text{Page size} = 2^{14} B \quad \text{No. of pages} = \frac{2^{48}}{2^{14}} = 2^{34}$$

$$(\text{PT1})\text{size} = \frac{2^{34} \times 2^2}{2^{14}} = 2^{36} B$$

$$(\text{PT2}) = \frac{2^{36}}{2^{14}} = 2^{22} \text{ pages}$$

$$(\text{PT2})\text{size} = 2^{22} \times 2^2 = 2^{24} B$$

$$(\text{PT3}) = \frac{2^{24}}{2^{14}} = 2^{10} \text{ pages} = 2^{10} \times 2^2 = 2^{12} B \text{ (4KB)}$$

4KB can fit in 16KB

$$\text{No. of entries in page table} = \frac{16KB}{4KB} = 2^{12} \text{ entries}$$

$$(\text{PT3}) = 12 \text{ bits}$$

ze, it means table is address split assume that now,

→ 12 bits

Take care of page table size and page size.

paging

Both are important must do

Assume that except the outer level page table, all the pages of inner level page table are completely full.

Page size	PTE	Outer page table size	levels of paging	VAS (To find)
4KB	4B	4KB	1	4MB
4KB	4B	4KB	2	4GB


4KB	4B	4KB	3	4TB
4KB	4B	256B	1	256 KB
4KB	4B	256B	2	256 MB
4KB	4B	256B	3	256 GB

Soln
① $PS = 2^2 \times 2^{10} = 2^{12} B$



Page offset = 12 bits

Page table size = $2^2 \times 2^{10} B = 2^{12} B$

No. of entries = $\frac{2^{12}}{4} = 2^{10}$ bits




②



④ $\frac{2^3}{2^2} = 2^6$ pages

$2^6 \times 4 KB$
 $2^6 KB$



(~~64KB~~) ~~64KB~~

~~64KB~~ ~~64KB~~

$64KB \times 4KB = 256MB$

⑥ $64 \times 4 \times 2^{30}$

$256 GB$

~~256~~
fill in the blanks in such a way that PT will fit in one page in single level paging.

VAS	Pagesize	Page table entry
4MB	4KB	<u>$\leq 4B$</u>
4GB	128KB	<u>$\leq 4B$</u>
128TB	32MB	<u>$\leq 8B$</u>
256MB	<u>$\geq 32KB$</u>	4B
512KB	<u>$\geq 1KB$</u>	2B
16GB	<u>$\geq 256KB$</u>	4B

① $PT \times PT \text{ entry} = \text{Page size}$

VAS = 4B

PS = 4KB

No. of pages = 1K



③ 1K 1K 1K total no. of pages
4KB 8 8 = 2^{30} pages

size of pages
 $2^{30} \times 4K$
= $4TB$

Page-table size = Pages × Σ
 But, pagesize $\leq PS$ [$\frac{\text{to fit in}}{1 \text{ page}}$]
 $\therefore \Sigma \leq \frac{PS}{\text{Page}} = \frac{4KB}{1K} = 4B$

$$(2) \text{ No. of pages} = \frac{4 \times 2^{30}}{2^4 \times 2^{10}} = \frac{2^{32}}{2^{17}} = 2^{15}$$

$$\therefore \Sigma \leq \frac{128KB}{2^{17}} = 2^2$$

(3) Similar as above (2)
Ans $\leq 8B$

(4), (5), (6) are of same type
 So we do (4) here and (5) and (6) are similar ones.

(4) 1 page table should be fit in 1 frame

$$VAS = 256MB = 2^{28}B$$

$$PS = p \text{ bytes (assume)}$$

$$\text{No. of pages} = \frac{VAS}{PS} = \frac{2^{28}}{P}$$

$$PTS = \frac{2^{28}}{P} \times 4B$$

$$= \frac{2^{30}}{P} B$$

To fit a page table in a page or frame

$$\text{pagesize}(p) \geq \frac{2^{30}}{P}$$

$$\Rightarrow p^2 \geq 2^{30}$$

$$\Rightarrow p \geq 2^{15} = 32KB$$

Similarly

$$(5) \geq 1KB$$

$$(6) \geq 256KB$$

Ques 01 and 02

Page-table size = 14×2^{20} bits

To convert it into MB divide by 8

$$\checkmark \text{gmp} \quad \frac{14 \times 2^{20}}{8} = 2MB$$

Note → It is important to take care of units otherwise you will get error.

Ques 06, 05, 07

(1995)

for virtual m/m concept

LAS must be greater than PAS.

LAS > PAS and LAS < Secondary m/m.
 but we can use it in some other extent too.

1997 → Dirty bit also helps avoid unnecessary writes on paging devices.

2006

- (1) Multi user related to multi programming.
- (2) Cache have no relation with VMM.
- (3) H/W support required for paging even in case of (nonvirtual m/m).
- (4) CPU scheduling and virtual m/m concept have no relation among them.

Ques. 2008 (Multi-level Paging)

PA = 36 bits, VA = 32 bits, PS = 4KB

VAS



Ans will be either

(20, 20, 20) or (24, 24, 24) bcoz frame size is same in each page table

PA			PS = 4 KB
24	12	36	Offset = $36 - 12 = 24$

So, Ans is $(24, 24, 24)$.

Note → If nothing is given assume ~~word~~ as byte addressable.

In the above question, there is given lot of data but we can solve it in just few steps without using all the data.

Note → Sometimes (not always) question contain unrequired data.

Dirty → Write-back policy

R/W → Page Protection

Reference → Page-replacement policy

Valid → Page Initialization.

If page is not referred from long then we can replace it.


Gate 2013 (Read the question and do it by self first)

VA = 16 bits PA = 32 bits

3-level paging. PTE(c) = 32 bits = 4B

→ Page size = P (say)

No. of entries = $\frac{P}{4}$



So total $(\frac{P^2}{16})$ entries are

here. And in 3rd each $(\frac{P^2}{16})$ entry provide $(P/4)$ entry.

So, in 3-level we have

$$(\frac{P}{4})^3 \text{ entries} = \frac{P^3}{64}$$

$$VAS = (\frac{P}{4})^3 + P$$

$$2^{16} = \frac{P^4}{64}$$

$$P^4 = 2^{16} \times 2^6 \\ = 2^{52}$$

$$\boxed{P = 2^{13}}$$

We assume that all the inner tables are completely filled.

Finding optimal page size

Assume

$$VAS = 4 GB$$

$$\text{Page size} = 1 KB$$

$$\text{Pages} = \frac{4 GB}{1 KB} = 4M$$

If Page size = 4 MB then
Pages = 1k

If page size \uparrow then pages \downarrow and page table size \downarrow .

Consider two cases,

① PS = 1 KB (Page size)

$$VAS = 10 KB$$

$$\text{No. of pages} = 10$$

means no overhead but

increase ②

$$\textcircled{1} \quad PS = 1 \text{ KB}, VAS = 10 \text{ KB} + 1 \text{ B}$$

Here, 10 pages get completely filled and for remaining 1B we have to dedicate another page and this is overhead.

So, on an average a VAS contains both kind of pages as discussed in case ① and case ② and waste ($\frac{1}{2}$) of the pages.

To avoid this we generally take following approach of

Assume,

$$PS = p \text{ bytes}$$

$$PTE = e \text{ bytes}$$

$$\text{Avg. VAS} = S \text{ bytes.}$$

$$\text{Overheads, } = \underbrace{\left(\frac{p}{2}\right)}_{\substack{\text{waste bcoz} \\ \text{of } 1 \text{ B min allotted} \\ \text{to last page of} \\ \text{process}}} + \underbrace{\left(\frac{S}{p}\right) * e}_{\substack{\text{Bcoz} \\ \text{of page} \\ \text{table} \\ \text{size}}}$$

What should be the min. page size to avoid or minimize overhead.

$$\Rightarrow \frac{d\text{Or}}{dp} = \frac{d}{dp} \left(\frac{p}{2} + \frac{S}{p} * e \right)$$

$$\Rightarrow \frac{1}{2} - \frac{S}{p^2} e = 0$$

$$\cancel{\text{gmp}} \quad p = \sqrt{2Se}$$

Q Given, on avg VAS = S and PTE = e and PS = p find p?

avg(S)	e	p (Best page size)
4KB	8B	$\sqrt{2^{12} \times 2^3 \times 2} = 2^8$
16MB	2B	$\sqrt{2 \times 2^{24} \times 2} = 2^{13}$

→ Generally last page of the process gives overhead.

Generally process have 3 sections or

① Code section,

② Data Section

③ Stack section

and they might get increase in no. so say process have 'n' sections.

then process will get divide into 'n' sections and then each section get divide into pages. In that case, page overhead will be

$$\left(\frac{np}{2} \right) \text{ instead of } \left(\frac{p}{2} \right), \text{ Hence}$$

$$\Rightarrow \frac{n}{2} - \frac{S}{p^2} e = 0$$

$$\Rightarrow \frac{S}{p^2} e = \frac{n}{2} \Rightarrow p^2 = \frac{2Se}{n}$$

$$\cancel{\text{gmp}} \rightarrow p = \sqrt{\frac{2Se}{n}}$$

for 'n' sections

Virtual Memory

→ If process size > min size then this concept helps OS.

→ It's just maintained by the OS.

→ We can ↑ the degree of multiprogramming too, hence CPU utilization also increases.

✓ OS always reside in main mem along with loader.

✓ Part of process present in main mem or it can be non contiguous allocation. So there is no external fragmentation.

→ Contd-