

Load Byte and Zero D-form

lbz RT,D(RA)

34	RT	RA	D	31
0	6	11	16	

Prefixed Load Byte and Zero MLS:D-form

plbz RT,D(RA),R

Prefix:

1	2	0	//	R	//	14	d0	31
0	6	8	9	11	12	14		

Suffix::

34	RT	RA	d1	31
0	6	11	16	

```

if "lbz" then
  EA ← (RA|0) + EXTS64(D)
if "plbz" & R=0 then
  EA ← (RA|0) + EXTS64(d0||d1)
if "plbz" & R=1 then
  EA ← CIA + EXTS64(d0||d1)

RT ← EXTZ(MEM(EA, 1))

```

For **lbz**, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For **plbz** with R=0, let EA be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **plbz** with R=1, let EA be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The byte in storage addressed by EA is loaded into RT_{56:63}. RT_{0:55} are set to 0.

For **plbz**, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:Extended mnemonics for *Prefixed Load Byte and Zero*:**Extended mnemonic:**

plbz Rx,value(Ry)

Equivalent to:plbz Rx,value(Ry),0
plbz Rx,value**Load Byte and Zero Indexed X-form**

lbzx RT,RA,RB

31	RT	RA	RB	87	/	31
0	6	11	16	21		

```

if RA = 0 then b ← 0
else
  b ← (RA)
  EA ← b + (RB)
  RT ← 560 || MEM(EA, 1)

```

Let the effective address (EA) be the sum (RA|0) + (RB). The byte in storage addressed by EA is loaded into RT_{56:63}. RT_{0:55} are set to 0.

Special Registers Altered:

None

Load Byte and Zero with Update D-form

lbzu RT,D(RA)

35	RT	RA	D	31
0	6	11	16	

```

EA ← (RA) + EXTS(D)
RT ← 560 || MEM(EA, 1)
RA ← EA

```

Let the effective address (EA) be the sum (RA) + D. The byte in storage addressed by EA is loaded into RT_{56:63}. RT_{0:55} are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Byte and Zero with Update Indexed X-form

lbzux RT,RA,RB

31	RT	RA	RB	119	/	31
0	6	11	16	21		

```

EA ← (RA) + (RB)
RT ← 560 || MEM(EA, 1)
RA ← EA

```

Let the effective address (EA) be the sum (RA) + (RB). The byte in storage addressed by EA is loaded into RT_{56:63}. RT_{0:55} are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Halfword and Zero D-form

lhz

RT,D(RA)

40	RT	RA	D	
0	6	11	16	31

Prefixed Load Halfword and Zero MLS:D-form

plhz

RT,D(RA),R

Prefix:

1	2	0	//	R	//	d0	
0	6	8	9	11	12	14	31

Suffix::

40	RT	RA	d1	
0	6	11	16	31

```

if "lhz" then
  EA ← (RA|0) + EXTS64(D)
if "plhz" & R=0 then
  EA ← (RA|0) + EXTS64(d0||d1)
if "plhz" & R=1 then
  EA ← CIA + EXTS64(d0||d1)

RT ← EXTZ(MEM(EA, 2))

```

For **lhz**, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For **plhz** with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **plhz** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The halfword in storage addressed by EA is loaded into RT_{48:63}. RT_{0:47} are set to 0.

For **plhz**, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for *Prefixed Load Halfword and Zero*:

Extended mnemonic:
plhz Rx,value(Ry)
plhz Rx,value

Equivalent to:
plhz Rx,value(Ry),0
plhz Rx,value(0),1

Load Halfword and Zero Indexed X-form

lhzx

RT,RA,RB

31	RT	RA	RB	279	/
0	6	11	16	21	31

```

if RA = 0 then b ← 0
else
  b ← (RA)
EA ← b + (RB)
RT ← 480 || MEM(EA, 2)

```

Let the effective address (EA) be the sum (RA|0) + (RB). The halfword in storage addressed by EA is loaded into RT_{48:63}. RT_{0:47} are set to 0.

Special Registers Altered:

None

Load Halfword and Zero with Update D-form

lhu

RT,D(RA)

41	RT	RA	D	
0	6	11	16	31

```

EA ← (RA) + EXTS(D)
RT ← 480 || MEM(EA, 2)
RA ← EA

```

Let the effective address (EA) be the sum (RA) + D. The halfword in storage addressed by EA is loaded into RT_{48:63}. RT_{0:47} are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Halfword and Zero with Update Indexed X-form

lhzx

RT,RA,RB

31	RT	RA	RB	311	/
0	6	11	16	21	31

```

EA ← (RA) + (RB)
RT ← 480 || MEM(EA, 2)
RA ← EA

```

Let the effective address (EA) be the sum (RA) + (RB). The halfword in storage addressed by EA is loaded into RT_{48:63}. RT_{0:47} are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None