Scalable Communication Endpoints for MPI+Threads




Applications

Rohit Zambre,* Aparna Chandramowlishwaran,* Pavan Balaji^
*University of California, Irvine | ^Argonne National Laboratory

Resource Sharing Analysis



Introduction MPI everywhere MPI+threads MPI everywhere not scalable on modern systems Disproportionate increase in number of cores compared to other on-node resources Dwindling share of resources per process MPI+Threads model addresses scalability issue ☐ Node ☐ Core ☐ Process { Thread Resources allocated Messages/s (x 10⁶) The tradeoff 240 200 Communication performance of MPI+Threads is 9x worse MPI everywhere uses 16x more communication resources Hardware threads Hardware threads **Endpoint type** — MPI everywhere — MPI+threads • Why this tradeoff? Endpoint configuration in state-of-the-art MPI libraries: Software endpoint MPI everywhere **MPI+threads** x Nthreads Network Interface Card Network Interface Card Wasted hardware resource Used hardware resource Software endpoint Hardware resource • Naive solution for MPI+Threads: emulate MPI everywhere endpoints Leads to 93.75% wastage of limited hardware resources Need a second NIC after using only 6.25% of the resources on the first



MPI+Threads allows for arbitrary level of sharing: what level of sharing is ideal?

A resource sharing model that concretely categorizes the tradeoff space

Depends on performance requirements and availability of resources

A tradeoff space between performance and sharing resources exists

ranging from fully independent paths to fully shared paths

Scalable Communication Endpoints

MMIO-write + 2 DMA-reads + 1 DMA-write Programmed I/O: Removes (2) Communication Resources Sender NETWORK FABRIC Receiver Completion Q -Completion Q **~~~ ~~~ SWITCHES** Transmit Q Transmit Q ROUTERS Transmit Queue: Queue Pair (QP) in Verbs (consumes memory) Completion Queue: Completion Queue (CQ) in Verbs (consumes memory) Hardware resource: micro User Access Region (uUAR) within UAR pages on Mellanox InfiniBand (consumes hardware resources) Naive solution impacts memory and hardware resource usage Memory: Creating 16 naive endpoints Hardware resources: much smaller will occupy 5.15 MB limit than that of memory in Not of immediate concern; memory on general supercomputers in the order of GB Max of 16K uUARs on ConnectX-4

Analytically, four levels of sharing Hierarchy of Verbs resources uUAR1 uUAR0 uUAR1 : QP QP Buffer sharing Context sharing 280 160 x-way CTX-sharing x-way CTX-sharing ▶ Hash function of NIC's Effects most visible with Programmed I/O parallel TLB design Sharing the UAR hurts performance (yellow line) based on cache line Sharing the Context reduces uUAR usage Protection Domain Memory Region sharing Completion Queue sharing Resource **Features** x-way CQ-sharing x-way PD- or MR-sharing No impact on performance or resource usage Lock on shared CQ affects performance PD and MR are only software objects Postlist/Unsignaled benefits VS. hurtful sharing ▶ They are not accessed on the critical path Affects only memory usage Queue Pair sharing • Each thread must have its own cachealigned buffer 12 All w/o Postlist Can use Protection Domain and Memory Region at will Resource Sharing the Context most critical for ● QP ● CQ ● uUAR ● UAR hardware resource usage Only QP and CQ sharing impact Affects performance with reduced network parallelism memory usage

- Scalable Endpoints

~27x worse performance; 16x reduced memory usage

• Based on analysis above, we define six categories of endpoints for N threads:

Category	Description	Performance	Hardware		Memory resourc	
			UAR	uUAR	QP	CQ
MPI everywhere	Separate Context per thread	Slightly lower than maximum	8N	16N	N	N
2xDynamic	Shared Context; 2N max indep. Thread Domains	Maximiim	8 + 2N	16 + 4N	2N	2N
Dynamic	N max. indep. Thread Domains	Lower than MPI everywhere	8 + N	16 + 2N	N	N
Shared Dynamic	N Thread Domains with Shared UAR	Lower than Dynamic	8 + \[\N/2\]	16 + N	N	N
Static	Statically allocated resources of Context	Depends on N	8	16	N	N
MPI+Threads	1 QP	Worst	8	16	1	1
Global arraDGEMNStencil ker	ay kernel 1 nel stencil with 1-D	100 80 60 40 20	RDMA Read Write	280 240 200 160 120 80 40		Resource QP CQ uUAR UAR
1	ce decreases with resource efficiency	werywhere Dynamic Dynamic Shared Dynamic	Static MPI+threads MPI	everywhere 2xDynami	oc Dynamic Shared Dynamic	Static MPI+threads
Performance; 10-tr . 200 160	70 60 50 40	CQ usage 70 60 50 40	400 360 320 280 240 200	AR usage	400 360 320 280 240 200	uUAR usage

Evaluation Setup

BYTES USED BY VERBS RESOURCES

CTXs | PDs | MRs | QPs | CQs | Total

144

80K

- 2 nodes with Intel Haswell (16 cores per socket)
 2 2.5 GHz + Mellanox
 ConnectX-4 adapter on each node
- \odot To study effect of feature f on multithreaded RDMA-write message rate: "All w/o f"

(1021 naive endpoints); max of

160 HW contexts on Omni-Path

OFED stack; QP-depth: 64; Postlist: 32; Unsignaled Completions: 64