


Simon Grundner
Institute for Signal
Processing

@ k12136610@students.jku.at
https://jku.at/isp

October 4, 2025

03 - Pulse Width Modulation



Hardwaredesign PR - Exercise 03

Semester 2024W

Contents

1. Pulse Width Modulation	2
1.1 Model Implementation	3
1.2 Simulation	4

1. Pulse Width Modulation

Pulse Width Modulation

Figure 1: Pulse Width Modulation

In this exercise, a pulse width modulation (PWM) generator should be implemented. An example PWM signal is schematically shown in Figure 1. There the two important parameters period (time) and on time is shown. These two parameters define the so-called duty cycle: on time divided by period. The PWM generator will be used for two tasks in this course: to control a servo motor and to build a digital to analog converter (DAC). For these applications (more details will follow in later exercises), the output level (either voltage or position of the servo) is defined via the duty cycle. Use the following entity for the top-level design:

```
entity pwm is
  generic(
    CNT_LEN : natural := 4
  );
  port (
    clk_i      : in std_ulogic;
    rst_i      : in std_ulogic;
    period_cnt_val_i : in unsigned(CNT_LEN-1 downto 0);
    on_cnt_val_i   : in unsigned(CNT_LEN-1 downto 0);
    pwm_o       : out std_ulogic
  );
end entity pwm;
```

Listing 1: PWM entity

Why do you think the counter values for the period and the one-time are specified as inputs?

To-Do List

- Draw a block diagram of the architecture of the PWM. Do you need to have a finite state machine? If you do, please write a state diagram.
- Write the entities and architectures that are required in VHDL. Use one .vhd file for each entity and one .vhd file for each architecture.
- Write a testbench in VHDL (extra file). Simulate the system using Modelsim and hand in screenshots showing the output of the waveform window. Find meaningful test cases. Please also include the test cases with a duty cycle of 0% (the output signal has to stay at 0 over the periods for this test case) and a duty cycle of 100% (the output signal has to stay at 1 over the periods for this test case).
- Discuss the results of the simulation in a few sentences and answer the questions.

1.1 Model Implementation




Figure 2: PWM Architecture

The PWM generator uses a counter to count up to the specified period. When the counter value is less than the duty cycle, the output signal is high and otherwise low. The counter resets when it reaches the period value. As the counter only consist of one register process as seen in EX02 and the PWM module only adds combinatorics to the output, no state-machine is needed.

The *counter* is reused from EX02 and is instantiated:

```

1  cnt_ent : entity work.counter(rtl)
2      generic map (
3          CNT_LEN => CNT_LEN
4      )
5      port map (
6          clk_i => clk_i,
7          rst_i => rst_i,
8          sync_rst_i => sync_rst,
9          cnt_o => cnt
10     );

```

Listing 2: Counter process

The “<”-Block is implemented as following process:

```
pwm_o <= '1' when cnt < on_cnt_val_i else '0';
```

Listing 3: PWM Output process

The “=”-Block is implemented as following process:

```
sync_rst <= '1' when cnt = period_cnt_val_i-1 else '0';
```

Listing 4: Counter Reset process

1.2 Simulation

Waveforms of various period and duty cycle values are shown below.




Figure 3: Behaviour with Period 15 and Duty Cycle 4




Figure 4: Behaviour with Period 15 and Duty Cycle 8




Figure 5: Behaviour with Period 15 and Duty Cycle 15