

Sagar Gubbi

✉ sagar@ece.iisc.ernet.in
🌐 www.sagargv.com
www.github.com/s-gv

Research Interests

Low Power Circuits and Systems

Education

- 2015–now **Ph.D. Electrical and Communication Engineering**,
Indian Institute Of Science, Bangalore.
- 2011–2013 **M.E. Electrical and Communication Engineering**,
Indian Institute Of Science, Bangalore, *GPA 7.5/8* (highest in class).
- 2007–2011 **B.E. Electronics and Communication Engineering**,
Sri Jayachamarajendra College of Engineering, Mysore, India, *GPA 9.8/10* (highest in class).

Employment

- 2013–2015 **Technical Associate, Embedded Sensing Group**, *Robert Bosch Centre for Cyber-Physical Systems*, Bangalore.

Publications

- S. V. Gubbi and B. Amrutur, "**Adaptive Pulse Width Control and Sampling for Low Power Pulse Oximetry**," *IEEE Transactions on Biomedical Circuits and Systems*.
- S. V. Gubbi and B. Amrutur, "**All Digital Energy Sensing for Minimum Energy Tracking**," *IEEE Transactions on VLSI Systems*.
- S. V. Gubbi and C. S. Seelamantula, "**Risk Estimation Without Using Stein's Lemma – Application to Image Denoising**," arXiv:1412.2210 [cs.CV].
- H. Rao, D. Saxena, S. Kumar, S. V. Gubbi, B. Amrutur, P. Mony, P. Thankchan, K. Shankar, S. Rao and S. R. Bhat, "**Low power remote neonatal temperature monitoring device**", *BIODEVICES 2014, 7th International Conference on Biomedical Electronics and Systems*, 3-6 March 2014, France.

Awards and Academic Honors

- Visveswaraya PhD fellowship, 2015-2020.
- Indian Institute Of Science Alumni Medal (2013) for academic achievement.
- Winner of the Cadence Design Contest 2013 (my design was placed first among 133 entries from 45 institutions across India).
- Ministry of Human Resource Development Graduate research scholarship, 2011-2013.
- B.S. Keshav Kishan Memorial Endowment Medal (2011) for academic achievement.
- All India Rank 3 in GATE 2011 (Graduate Aptitude Test for Engineering is taken by over 100,000 engineering graduates in India to get into graduate schools).
- Rank 2 in K-CET 2007 (Karnataka Common Entrance Test is taken by over 40,000 high school students in the state of Karnataka to enter universities).

Selected Press

- **Times Of India** (2015): "IISc researchers devise all-digital circuits." Aparajita Ray, May 18.
- **Indian Express** (2015): "Running out of smartphone battery? A new digital circuit could fix all of that." Amitabh Sinha, June 7.
- **Education Times** (2015): "The digital sous chef." Rahat Bano, Jan 19.

Programming Experience

Mainstream C, Java, MATLAB.

Hardware Verilog, VHDL, SPICE.

Scripting Python, Ruby.

References

Available upon request.