

ENEL 353 Lab 3
Group 13:
Frank Bustamante, Gustavo Da Costa-Gomez, Steven Poon and Patricia Sharleen

RTL Picture is in PDF file called RTL.PDF

Quartus Prime Lite Edition - C:/Users/Me/OneDrive/Documents/Year_3_ENEL/ENEL453/Lab_4/Lab4 - Voltmeter

File Edit View Project Assignments Processing Tools Window Help

Voltmeter

Compilation Report - Voltmeter

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Flow Messages
- Flow Suppressed Messages
- Assembler
- Timing Analyzer
 - Summary
 - Parallel Compilation
 - SDC File List
 - Clocks
 - Slow 1200mV 85C Model
 - Fmax Summary
 - Setup Summary
 - Hold Summary
 - Recovery Summary
 - Removal Summary
 - Minimum Pulse Width Summ
 - Metastability Summary
 - Slow 1200mV 0C Model

Slow 1200mV 85C Model Fmax Summary

<<Filter>>

	Fmax	Restricted Fmax	Clock Name	Note
1	54.81 MHz	54.81 MHz	clk	
2	159.46 MHz	159.46 MHz	ADC_Conversion_ins[u0 altpll_sys[sd1 pll7 clk[0]	

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for ps and its inversion. FMAX is computed as if the rising and falling edges are scaled along with FMAX such that the duty cycle (in terms

Testbench is on next page.

