Digital Logic Recap

ECSE 324: Computer Organization

Fall 2023 - Tutorial 1

Revision History: J. Li (2023), M. Jalaleddine (2022)

Outline

Boolean Algebra

Combinational Circuits

Sequential Circuits

```
    Operations: OR (+);
    AND (×) (omit × for saving space);
    NOT (′ or ¯).
```

```
• Laws: Commutative (a+b=b+a,ab=ba);

Distributed (a\times(b+c)=ab+ac,a+bc=(a+b)(a+c));

Associative (a+(b+c)=(a+b)+c,a(bc)=(ab)c);

Identity (a+0=a,a\times 1=a);

Complement (a+a'=1,a\times a'=0).
```

• DeMorgan's Laws: $(a+b+c+\cdots)'=a'\times b'\times c'$...; $(a\times b\times c\times \cdots)'=a'+b'+c'+\cdots$

- Sum of Product (SOP): $(a \times b) + (c \times d)$.
- Product of Sum (POS): $(a + b) \times (c + d)$.

cd	00	01	11	10
ab				
00			1	1
01				1
11	1	1	1	
10				1

$$f = abc'd' + abc'd + abcd + a'bcd + a'b'cd$$

+ $a'b'cd' + a'bcd' + ab'cd'$
= $a'c + b'cd' + bcd + abd + abc'$

Why SOP? Why POS?

Simplify the logical expression!

Simplify the following expression:

$$f = (a' + b' + c + d) \times (a' + b' + c + d') \times (a' + b' + c' + d') \times (a + b' + c' + d') \times (a + b + c' + d') \times (a + b + c' + d) \times (a + b' + c' + d) \times (a' + b + c' + d)$$

cd	00	01	11	10
ab				
00				
01				
11				
10				

$$f = (a' + b' + c + d) \times (a' + b' + c + d') \times (a' + b' + c' + d') \times (a + b' + c' + d') \times (a + b + c' + d') \times (a + b + c' + d) \times (a + b' + c' + d) \times (a' + b + c' + d)$$

cd	00	01	11	10
ab				
00				
01				
11				
10				

$$f = (a' + b' + c + d) \times (a' + b' + c + d') \times (a' + b' + c' + d') \times (a + b' + c' + d') \times (a + b + c' + d') \times (a + b + c' + d) \times (a + b' + c' + d) \times (a' + b + c' + d)$$

1, f' = abc'd' + abc'd + abcd + a'bcd + a'b'cd + a'b'cd' + a'bcd' + ab'cd'

cd ab	00	01	11	10
00			1	1
01			1	1
11	1	1	1	
10				1

$$f = (a' + b' + c + d) \times (a' + b' + c + d') \times (a' + b' + c' + d') \times (a + b' + c' + d') \times (a + b + c' + d') \times (a + b + c' + d) \times (a + b' + c' + d) \times (a' + b + c' + d)$$

1, f' = abc'd' + abc'd + abcd + a'bcd + a'b'cd + a'b'cd' + a'bcd' + ab'cd';

2, Label terms in f' in table using 1;

cd ab	00	01	11	10
00			1	1
01				1
11	1	1	1	
10				1

$$f = (a' + b' + c + d) \times (a' + b' + c + d') \times (a' + b' + c' + d') \times (a + b' + c' + d') \times (a + b + c' + d') \times (a + b + c' + d) \times (a + b' + c' + d) \times (a' + b + c' + d)$$

- 1, f' = abc'd' + abc'd + abcd + a'bcd + a'b'cd + a'b'cd' + a'bcd' + ab'cd';
- 2, Label terms in f' in table using 1;
- 3, Simplify f' based on 1: f' = a'c + b'cd' + bcd + abd + abc';

cd	00	01	11	10
ab				
00			1	1
01				1
11	1	1	1	
10				1

$$f = (a' + b' + c + d) \times (a' + b' + c + d') \times (a' + b' + c' + d') \times (a' + b' + c' + d') \times (a + b + c' + d') \times (a + b + c' + d) \times (a + b' + c' + d) \times (a' + b + c' + d)$$

- 1, f' = abc'd' + abc'd + abcd + a'bcd + a'b'cd + a'b'cd' + a'bcd' + ab'cd';
- 2, Label terms in f' in table using 1;
- 3, Simplify f' based on 1: f' = a'c + b'cd' + bcd + abd + abc';
- 4, Apply DeMorgan's Law to recover $f: f = (a + c') \times (b + c' + d) \times (b' + c' + d') \times (a' + b' + d') \times (a' + b' + c)$.

Given two binary 8-bit vectors $\mathbf{x} = \{x_8 \dots x_1\}$, $\mathbf{y} = \{y_8 \dots y_1\}$ Use AND, OR, and NOT operations to:

1. Get the vector made up of the most significant 4 bits of x and the least significant 4 bits of y

2. Set the even bits of *x* to zero

3. Set the even bits of **y** to one

Given two binary 8-bit vectors $\mathbf{x} = \{x_8 \dots x_1\}$, $\mathbf{y} = \{y_8 \dots y_1\}$ Use AND, OR, and NOT operations to:

1. Get the vector made up of the most significant 4 bits of x and the least significant 4 bits of y

```
1, f_1 = AND(x, 11110000); 2, f_2 = AND(y, 00001111); 3, f = OR(f_1, f_2).
```

2. Set the even bits of *x* to zero


```
f = AND(x, 01010101)
```

3. Set the even bits of *y* to one

```
f = OR(y, 10101010)
```

Logic gates:






AND gate: $y = x_1 \times x_2$




OR gate: $y = x_1 + x_2$




n inputs AND gates: $y = x_1 \times x_2 \times \cdots$




n inputs OR gates: $y = x_1 + x_2 + \cdots$



 $(x1 + x2) \times x3$:




(((x')')')':




What is the difference between a demultiplexer and a decoder?

Multiplexer:


Demultiplexer:






s	x1	x2
0	f	
1		f

Encoder: Decoder:



x1	x2	x 3	x4	f1	f2
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1




x1	x2	f1	f2	f3	f4
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

What is the difference between a demultiplexer and a decoder?

Answer: A demultiplexer steers the input to the desired output port;


A decoder interprets patterns of input bits and generate a unique output.

Design a combinational circuit for the following one-hot encoder:



x1	x2	x 3	x4	f1	f2
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

Design a combinational circuit for the following one-hot encoder:




x1	x2	х3	x4	f1	f2
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

x3x4 x1x2	00	01	11	10
00	х	1	Х	1
01	0	х	х	х
11	х	х	х	х
10	0	х	х	х

x: don't care.

$$f1 = x1' \times x2'$$

Design a combinational circuit for the following one-hot encoder:




x1	x2	х3	x4	f1	f2
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

x3x4 x1x2	00	01	11	10
00	x	1	х	0
01	1	Х	х	х
11	х	х	х	х
10	0	х	х	х


x: don't care.

$$f2 = x1' \times x3'$$

Combinatorial vs Sequential:



Combinational: $y_i = f_i(x_1,...,x_n)$




Sequential: 1) Memory 2) Time Steps (Clock)


$$y_i^t = f_i(x_1^t,...,x_n^t, s_1^t, ...,s_m^t)$$


$$S_i^{t+1} = g_i(x_1^t,...,x_n^t, s_1^t,...,s_m^t)$$


What is the difference between a latch and a flip-flop?

SR Latch:










Flip-flop:




What is the difference between a latch and a flip-flop?


Answer: The output of the latch is level sensitive;
The output of the flip-flop is edge sensitive.

What is the difference between different designs (Mealy and Moore Machine) of a finite state machine (FSM)?

FSM (Mealy):



FSM (Moore):



Synchronous:


clock controls/times the operation of the circuit


What is the difference between different designs (Mealy and Moore Machine) of a finite state machine (FSM)?

Answer: Mealy's next state and output depend on the present state and the input;


Moore's next state depends on the present state and the input, while the output only depends on the present state.

- The FSM (TFF) can be in one of two states
 - State A: Q = 0
 - State B: Q = 1
- Depending on the input, the FSM may change states at each positive edge of the clock
 - When w = 0 the state does not change
 - When w = 1 the state toggles
- The output z depends on the state only \rightarrow Moore FSM
- Initial state: the state at which the FSM "starts"





State Diagram and Table



State table

Present state	Next state		Output z
20	w = 0	w = 1	177
A	A	В	0
В	В	A	1

Write down a state transition diagram for a sequence detector that detects two consecutive bit 1s in the input data stream. 1 bit arrives at the input per clock cycle. For example, a bit 0 arrives at the clock period 1, a bit 1 arrives at the clock period 2, a bit 1 arrives at the clock period 3, and the detector outputs the signal for successfully detecting two consecutive bit 1s. If the next incoming bit is 1 once two consecutive bit 1s are detected, the detector still outputs the signal for successfully detecting two consecutive bit 1s.

Write down a state transition diagram for a sequence detector that detects two consecutive bit 1s in the input data stream. 1 bit arrives at the input per clock cycle. For example, a bit 0 arrives at the clock period 1, a bit 1 arrives at the clock period 2, a bit 1 arrives at the clock period 3, and the detector outputs the signal for successfully detecting two consecutive bit 1s. If the next incoming bit is 1 once two consecutive bit 1s are detected, the detector still outputs the signal for successfully detecting two consecutive bit 1s.

Answer: 1, Types of FSM -> Moore; 2, # of state -> 4; 3, State transition diagram ->

