# SOC HW3 FIR Design

m111061549

張耀明

## Outline:

Overview
Block diagram
Operation
Resource useage
Report
Simulation
Cithub link

Date:2023/10/13

### 1. Overview

This project aims to design a 11-tap Fir filter that interfaces with the host(testbench) through AXI-interface, including AXI-LITE and AXI-Stream. The AXI-LITE module sends configuration write(block level protocol: ap\_start) from the testbench to the FIR filter and reads the tap and configuration (block level protocol: ap\_done, ap\_idle). Meanwhile, the AXI-Stream is responsible for sending Fir input x[t] from the testbench to the FIR filter and receiving the FIR output as soon as an FIR calculation is completed.

Therefore, the design can be divided into two parts: Configuration part and Fir Dataflow part. Configuration part manages the AXI-LITE interface to ahndle the configuration inputs, while the Fir Dataflow part is responsible for the AXI-Stream interface and the calculation unit that generates FIR output.

In addition, the FIR can access two BRAM module that are designed in Behavior level, Tap\_ram and Data\_ram. Tap\_ram stores the filter tap, while Data\_ram stores the previous inputs required for calculation.

Moreover, the execution time can be divided into two stages: configuration stage and calculation stage. The execution begins with configuration stage, where host(testbench) sends FIR tap to the FIR filter to store them in tap\_ram. Subsequently, the ap\_start signal is set to activate the calculation stage, where FIR filter receives FIR input from host and performs the calculation to generate FIR output.

The overall structure is shown in Figure 1.




Figure 1 Overall structure

The next section will provide a detailed explanation of the design.

## 2. Block diagram

The block diagram is shown in Figure 2




Figure 2 Block diagram

This FIR designed contains 9 blocks:

#### **Configuration Part:**

This part contains Axilite\_ctrl, Config\_ctrl, Tap\_ram\_ctrl, Cfg\_reg\_ctrl, config\_reg. The primary purpose is to manage the AXI-LITE read write operation, including the handling of block level protocol signals and the tap transmission of tap value via AXI-LITE.

**Axilite\_ctrl:** The Axilite\_ctrl is responsible for managing write and read requests from the host. It also handles the transmission of data to and from the host., which includes the transfer of tap values and configuration write(block level protocol signal). The Axilite\_ctrl module reads the register address and forward it to the Config\_ctrl module.

**Config\_ctrl**: The Config\_ctrl module receives the awaddr and araddr from Axilite\_ctrl, it process those request based on the address value, such as store/load the tap, write/read the block level protocol.

#### Tap ram ctrl:

Determine which module can write and read the tap ram in each state.

### Cfg reg ctrl:

Determine which module can write and read the configuration registers

### Config reg:

Stores the block level protocol

### Fir Dataflow part:

### AXIS IN:

Receive fir input from axi-stream interface and send to Fir Dataflow module when Fir dataflow asks for a new data.

### Fir dataflow:

Perform the Fir calculation, when an output generated, it asks AXIS IN module for a new data.


### **AXIS OUT**

Send fir output to axis interface.

### 3. Operation

### **Configuration read:**

The Axilite module initiates a handshake with the axilite\_interface and receives tap data. Subsequently, the Axilite module sends an axilite\_request, 'awaddr,' and 'wdata' to the Config\_ctrl module. The Config\_ctrl module checks the request and the 'awaddr' to determine where to store the 'wdata. If awaddr is 0x00, it indicates that the wdata is ap\_start. Config\_ctrl write the wdata to the config\_reg module through the cfg\_reg\_ctrl module. This module determines which module can write and read the configuration registers. If 'awaddr' is 0x10, it indicates that 'wdata' represents the 'data\_length.' It's important to note that, in my design, 'data\_length' will not be stored in either 'tap\_ram' or 'config\_reg. This is because my AXIS\_IN module can determine if it has received the last input data by checking the 'tlast' signal. If 'awaddr' is equal to or greater than 0x20, the 'wdata' represents the FIR taps. The Config\_ctrl module then stores 'wdata' through the tap\_ram\_ctrl module, which manages read and write access to the tap\_ram and assigns it to the corresponding RAM address.




### Fir\_caluculation:

In my design, the AXIS\_IN module handles the axis input, the fir\_dataflow performs the fir calculations, and the AXIS\_OUT module manages the axis output.

#### 1.AXIS IN:

This module manages the axis input. Whenever the Fir\_dataflow sends the 'fir\_ready' signal to request new input, the AXIS\_IN module initiates a handshake with the Axi\_stream interface to receive the new data.



As shown above, when 'fir\_ready' is set, the AXI\_IN module sets 'ss\_tready.' When 'ss\_tready' and 'ss\_tvalid' are both set, the module receives 'ss\_tdata' and sends it to the fir\_dataflow module through

'strm\_data' and 'strm\_valid,' where 'strm\_valid' indicates valid data for the fir\_dataflow module. 2.Fir\_dataflow:


This module performs the FIR calculation. It has an FSM to manage the workflow.

State	Actions	Next_state
Idle	Wait for axi_stream data. At this	When ap_start == 1, go to
	state, the configuration read and	Store_1_input
	write is available.	
Store_1_input	Receive a new input from AXI_IN	Calculation
	module and store it in data_ram.	
	At the same time, a new output is	
	generated and send to AXI_OUT	
	module.	
Calculation	Perform the calculation.	When one_input_finish and
		last_data_processing are both set, go
		to Finish state. If only
		one_input_finish is set, go to
		store_1_input. Otherwise, remain in
		same state.
Finish	Set ap_done	When rvalid is set, go to AP_DONE
AP_DONE	Clean ap_done and set AP_IDLE	When rvalid is set, go to AP_IDLE
AP_IDLE	Delay one cycle	Back to IDLE

Fir\_dataflow sets the 'fir\_ready' signal to request new data at the same time as a new output is generated. In the next clock cycle, the new input is send via 'strm\_data' with 'strm\_valid' signal set to 1. At that moment, the state transitions to "store\_1\_input".

At 'store\_1\_input,' the data is prepared for storage in Data\_ram for future use, and 'op\_cnt' is reset to 0. The state transitions to 'calculation' in the next cycle. During this state, 'op\_cnt' starts counting from 1 to 10, generating the 'ram\_addr' to access the FIR taps and previous inputs from tap\_ram and data\_ram. The output of data\_ram and tap\_ram are sent to the calculation unit, with contains a multiplier and adder


There is only one adder and one multiplier. To generate an output data, the calculation unit must perform calculations 11 times, requiring 11 clock cycles. When 'op\_cnt' counts to 10, it indicates the completion of one calculation, resulting in a new output. To fully utilize the FIR\_Dataflow, the fir\_ready signal set when op\_cnt reaches 10, and the next calculation begins



one calculation finished

### 3.AXIS OUT:

This module manages the axi\_stream output. When a new output data is generated, the 'fir\_valid' signal is set by the fir\_dataflow module. The AXIS\_OUT module receives the 'fir\_data' when 'fir\_valid' is set, and it initiates a handshake with the axi\_stream interface to send the output to the host.



## 4.Resource usage

## FF and LUT:

Site Type	Used		Prohibited		Util%
Slice LUTs*	377	0	0	53200	0.71
LUT as Logic	377	0	Θ .	53200	0.71
LUT as Memory	0	0	0	17400	0.00
Slice Registers	218	0	0	106400	0.20
Register as Flip Flop	218	0	0	106400	0.20
Register as Latch	0	0	0	106400	0.00
F7 Muxes	0	0	0	26600	0.00
F8 Muxes	0	0	0	13300	0.00

## Bram:

. Memory								
Site Type	+				Prohibited			
Site Type	ł				FIGHTDICEG			
Block RAM Tile		0		0	0	140	Ī	0.00
RAMB36/FIF0*	i	0	i	Θ	0 j	140	i	0.00
RAMB18	İ	0	i	Θ į	Θ	280	i	0.00

## DSP:

3. DSP										
+   Site Type	1	Used	1	Fixed	1	Prohibited	1	Available	Util%	-+
DSPs DSP48E1 only	-	3	1	0	1	0	1	220	1.36 	    -+

### 5.Report

### **Timing**

Clk cycle:14ns

### Critical path:

```
Max Delay Paths
Slack (MET) :
                           0.138ns (required time - arrival time)
  Source:
                           op_cnt_reg[0]/C
                             (rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@7.000ns period=14.000ns})
                           axisout/buff reg[31]/D
  Destination:
                             (rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:
  Path Type:
                           Setup (Max at Slow Process Corner)
                           14.000ns (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
13.725ns (logic 8.816ns (64.231%) route 4.909ns (35.769%))
  Requirement:
  Data Path Delay:
                           13 (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=2 LUT6=1)
  Logic Levels:
                           -0.145ns (DCD - SCD + CPR)
  Clock Path Skew:
    Destination Clock Delay (DCD):
                                        2.128ns = ( 16.128 - 14.000 )
    Source Clock Delay
                                        2.456ns
    Clock Pessimism Removal (CPR):
                                        0.184ns
  Clock Uncertainty:
                           0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
                                        0.071ns
    Total Input Jitter
                                        0.000ns
    Discrete Jitter
                                        0.000ns
    Phase Error
                               (PE):
                                        0.000ns
```


### 6.Simulation

### Waveform:


(1) coefficient program, and read back coefficient program



#### read back



(2) Data-in stream-in



### (3) Data-out stream-out




### (4) RAM access control


### Data ram:



Tap\_ram: Write



### Read from axilite



# (5) FSM FSM during calculation

Signats	vvaves						
Time	ns	980 ns	1 us	1100 ns	1200 ns	1300 ns 14	θθ ns
axis_rst_n=1							
axis_clk=0							
state[2:0] =0	0	(1 )/2	(1 )2	(1 2	)1 (2	)1 )(2	(1 )(2
ap_start=0							
ss_tdata[31:0] =00000001	00000001	(60006002	(00000003	(00000004	00000005	00000006	00000007
ss tvalid=1							
ss tready=0							
sm_tdata[31:0] =00000000	00000000			F+ 00000000	F+ 00000000	F+ 00000000	0+ 000000
sm_tready=1							
sm_tvalid=0							

Github link: https://github.com/s095339/SOC\_lab\_fir