Minimal MOS Capacitor Process	Revision:	Rev 0.3
jephin@dtu.dk	Contact name:	Jeppe Hinrichs
Not applicable		
Not applicable	Batch name:	TBD
2025-08-15	Date of revision:	2025-08-19
	Process jephin@dtu.dk Not applicable Not applicable	Process jephin@dtu.dk Contact name: Not applicable Not applicable Batch name: 2025-08-15 Date of

Process Overview

Minimal MOS capacitor fabrication flow.

Key Specifications

• Gate oxide: $35 \,\mathrm{nm}$ thermal SiO_2

• Gate electrode: $400\,\mathrm{nm}$ n+ polysilicon

• Backside contact: 400 nm aluminum

Critical Safety

• HF handling: Apron+gloves, face shield, no lone working, no glass beakers!

• Furnace: Thermal gloves for $>800\,^{\circ}\mathrm{C}$ operations

• Metal anneal: confirm Al spiking risk mitigated by Ti barrier, avoid ≥ 450 °C for Al

1 Starting Material

Substrate	Specification	Thickness	Qty
Silicon	p-type <100>, 6", 1-10 Ω ·cm	$500\mu\mathrm{m}\pm20\mu\mathrm{m}$	5

2 Critical Layers

Layer	Material	Thickness
Gate oxide	Thermal SiO_2	$35\mathrm{nm}$
Gate electrode	n+ Poly-Si	$400\mathrm{nm}$
Back barrier/adhesion	Ti	$100\mathrm{nm}$
Back contact	Al	$400\mathrm{nm}$

3 Core Process Flow

Table 1:

Step	Process	Equipment	Parameters	Comment
0.1	(Optional) LOCOS isolation			See locos_v1.DOCX. Perform only if device isolation needed.
1.1	Pre-oxidation clean (HF-last)	RCA bench	$\begin{array}{lll} RCA & clean: & SC1 \\ (NH_4OH/H_2O_2), & rinse, & SC2 \\ (HCl/H_2O_2), & rinse, & HF & dip \\ (1\% \ to \ 2\%) \ last, \ N_2 \ dry \end{array}$	Leave H-terminated surface; immediate furnace load.
2.1	Gate SiO_2 growth	Furnace: Oxidation (8") E1	Recipe DRY1000: 40 min dry oxidation + 20 min anneal at 1000°C ; target 35nm SiO_2	Inspect oxide thickness by Ellipsometer or Filmtek; tolerance $\pm 1 \mathrm{nm}$.
3.1	Poly-Si deposition (n+preferred)		Recipe DOPEPOLY: 2 h at 620 °C, thickness \approx 400 nm	If in-situ PH ₃ doping is available, select doped recipe. Measure film thickness (Ellipsometer/Filmtek).
3.2	(If undoped) Poly doping + anneal		POCl ₃ deposition + drive-in, or P implant + anneal (Recipe ANN1000, 20 min, 1000 °C)	Required if 3.1 used undoped poly. Verify sheet resistance $\leq 30 \ \Omega/\Box$.
4.1	Gate patterning (Lithography + Poly etch)	Litho: Gamma UV coater (Seq. 1611); Aligner MLA2; Etcher Pegasus 3 DRIE	Coat: $1.5\mu m$ resist, $30s$ @ 4600 rpm, softbake $90s$ at $90^{\circ}C$. Expose MLA2: $375n m$, $325m J/cm^2$, defocus 2. Develop: TMAH. Etch: HBr/Cl_2 ICP or DRIE. Strip resist in WB06.	Inspect CD with microscope; measure etch depth with DekTak. Target CD $\pm 0.5\mu m$.
5.0	Backside oxide strip	Wet bench 04	Buffered HF 2 (BHF), 40 s (etch rate 75 nm/min to 80 nm/min for 35 nm oxide)	Protect frontside; leave edge exclusion. Confirm bare Si via contact angle or monitor wafer.
5.1	Backside Ti deposition	E-beam	Deposit Ti, 100 nm	Forms barrier + adhesion to Si.
5.2	Backside Al deposition	E-beam	Deposit Al, 400 nm	Back contact metal.
5.3	Contact / Forming-gas anneal	RTP2 Jipelec or Furnace	$400^{\circ}\mathrm{C}$ to $450^{\circ}\mathrm{C},~20\mathrm{min}$ to $30\mathrm{min},~N_2$ or $5\%~H_2$ in N_2	$ \begin{array}{lll} \text{Stabilizes} & \text{contacts.} \\ \text{Contact} & \text{resistance} \\ \text{governed} & \text{by} & \text{Ti/Si} \\ \text{interface;} & \text{aim} \\ < 1 \; \Omega \cdot \text{contact.} \\ \end{array} $

4 Critical Checks

Step	QC Verification
2.1	Oxide thickness: $35 \mathrm{nm} \pm 1 \mathrm{nm}$
3.1/3.2	Poly n+ sheet resistance: $\leq 30 \ \Omega/\Box$
4.1	Gate CD: $\pm~0.5\mu m$
5.0	Backside oxide fully removed (contact-angle change, test drop, or monitor wafer)
5.1	Backside Ti sheet resistance $\approx 0.3~\Omega/\Box(100\mathrm{nm}~\mathrm{Ti})$
5.2	Backside Al sheet resistance $\approx 0.07~\Omega/\Box(400\mathrm{nm}~\mathrm{Al})$
5.3	Contact anneal; contact resistance to Si governed by Ti/Si interface quality (target $< 1~\Omega \cdot \text{contact}$)

5 Process Flow Diagram




Figure 1: Process flow diagram for MOS capacitor fabrication.

6 Required Figures

Table 2:

	- ·	Table 2:
ID	Step	Description
		0.1 — LOCOS isolation (optional)
		LOCOS field oxide
0	0.1	p-type Si substrate
		LOCOS isolation (optional)
		1.1 — Pre-oxidation clean (HF-last)
1	1.1	p-type Si substrate
		Due estidation along (HE last)
		Pre-oxidation clean (HF-last)
		2.1 — Gate oxide growth
$oxed{2}$	2.1	Gate oxide (35 nm SiO ₂) p-type Si substrate
		Gate oxide growth
		3.1 — Poly-Si deposition (blanket)
		Polysilicon (blanket) Gate oxide (35 nm SIO ₂)
3	3.1	p-type Si substrate
		Poly-Si deposition (blanket)
		3.2 — Poly doping + anneal
4	3.2	n' polysilicon (blanket) Gate oxide (35 nm SiO ₂)
		p-type SI substrate
		Poly doping + anneal
		Continued on most none

Continued on next page

Table 2: (Continued)

		4.1 — Gate patterning
5		n° polysilicon gate
	4.1	Gate oxide (35 nm SiO ₂)
3	4.1	p-type Si substrate
		Gate patterning + top pad
		5.0 — Backside oxide strip
		n* polysilicon gate
		Gate oxide (35 nm SiO₂)
6	5.0	p-type Si substrate
		Backside oxide (thin)
		Backside oxide strip
		5.1 — Backside Ti deposition
		n* polysilicon gate Gate oxide (35 nm SiO ₂)
7	5.1	p-type Si substrate
		Backside TI (100 nm)
		Backside Ti deposition
		5.2 — Backside Al deposition
		n* polysilicon gate
8	5.2	Gate oxide (35 nm SiO ₂)
	0.2	p-type SI substrate
		Backside II (100 nm) Backside Al (400 nm)
		Backside Al deposition
		5.3 — Contact anneal
		n+ polysilicon gate
	5.3	Gate oxide (35 nm SiO ₂)
9		p-type Si substrate
		Alluyed contact formed
		Contact anneal