

Process flow title:	Minimal MOS Capacitor Process	Revision:	Rev 0.3
Contact email:	jephein@dtu.dk	Contact name:	Jeppe Hinrichs
Contact phone:	Not applicable		
LabManager group:	Not applicable	Batch name:	TBD
Date of creation:	2025-08-15	Date of revision:	2025-08-19

Process Overview

Minimal MOS capacitor fabrication flow.

Key Specifications

- Gate oxide: 35 nm thermal SiO₂
- Gate electrode: 400 nm n+ polysilicon
- Backside contact: 400 nm aluminum

Critical Safety

- **HF handling:** Apron+gloves, face shield, no lone working, no glass beakers!
- **Furnace:** Thermal gloves for >800 °C operations
- **Metal anneal:** confirm Al spiking risk mitigated by Ti barrier, avoid ≥ 450 °C for Al

1 Starting Material

Substrate	Specification	Qty
Silicon	p-type <100>, 6", 1-10 Ω·cm	5

2 Critical Layers

Layer	Material	Thickness
Gate oxide	Thermal SiO ₂	35 nm
Gate electrode	n+ Poly-Si	400 nm
Back barrier/adhesion	Ti	100 nm
Back contact	Al	400 nm

3 Core Process Flow

Step	Process	Equipment	Key Parameters
0.1	(Optional) LOCOS isolation	See locos_v1.DOCX	Use if isolation is required
1.1	Pre-oxidation clean (HF-last)	Wet bench	SC1, SC2, HF (12%), immediate furnace load
2.1	Gate SiO ₂ growth	Furnace	1000 °C, dry/wet-dry recipe to 35 nm
3.1	Poly-Si deposition (n+ preferred)	LPCVD	620 °C, 2 h; <i>specify in-situ PH₃ or undoped</i>
3.2	(If undoped) Poly doping + anneal	Diffusion/RTA	POCl ₃ or P implant; anneal per spec
4.1	Gate patterning	Aligner + Etch	Mask: capacitor; poly etch (e.g. HBr/Cl ₂ ICP or TMAH)
5.0	Backside oxide strip	Wet bench	Protect frontside; remove backside oxide with BOE/HF until bare Si exposed; leave edge exclusion
5.1	Backside Ti deposition	Sputter	100 nm
5.2	Backside Al deposition	E-beam/Sputter	400 nm
5.3	Contact/forming-gas anneal	RTP/Furnace	400 °C to 450 °C, 20 min to 30 min, N ₂ or 5% H ₂ in N ₂

4 Critical Checks

Step	QC Verification
2.1	Oxide thickness: 35 nm \pm 1 nm
3.1/3.2	Poly n+ sheet resistance: $\leq 30 \Omega/\square$
4.1	Gate CD: $\pm 0.5 \mu\text{m}$
5.0	Backside oxide fully removed (contact-angle change, test drop, or monitor wafer)
5.1	Backside Ti sheet resistance $\approx 0.3 \Omega/\square$ (100 nm Ti)
5.2	Backside Al sheet resistance $\approx 0.07 \Omega/\square$ (400 nm Al)
5.3	Contact anneal; contact resistance to Si governed by Ti/Si interface quality (target $< 1 \Omega\text{-contact}$)

5 Process Flow Diagram

6 Required Figures

Table 1:

ID	Step	Description
----	------	-------------

Continued on next page







Figure 1: Process flow diagram for MOS capacitor fabrication.

Table 1: (Continued)

0	0.1	<p>0.1 — LOCOS isolation (optional)</p>  <p>LOCOS isolation (optional)</p>
---	-----	--





Continued on next page

Table 1: (Continued)

1	1.1	<p>1.1 — Pre-oxidation clean (HF-last)</p>  <p>Pre-oxidation clean (HF-last)</p>
2	2.1	<p>2.1 — Gate oxide growth</p>  <p>Gate oxide growth</p>
3	3.1	<p>3.1 — Poly-Si deposition (blanket)</p>  <p>Poly-Si deposition (blanket)</p>
4	3.2	<p>3.2 — Poly doping + anneal</p>  <p>Poly doping + anneal</p>
5	4.1	<p>4.1 — Gate patterning</p>  <p>Gate patterning + top pad</p>

Continued on next page

Table 1: (Continued)

7	5.0	<div>5.0 — Backside oxide strip</div> <div></div> <div>Backside oxide strip</div>
8	5.1	<div>5.1 — Backside Ti deposition</div> <div></div> <div>Backside Ti deposition</div>
9	5.2	<div>5.2 — Backside Al deposition</div> <div></div> <div>Backside Al deposition</div>
10	5.3	<div>5.3 — Contact anneal</div> <div></div> <div>Contact anneal</div>