

<b>Process flow title:</b>	<b>MOS Capacitor Wet Etch Process</b>	<b>Revision:</b>	<b>Rev 1.0</b>
Contact email:	jephin@dtu.dk	Contact name:	Jeppe Hinrichs
Contact phone:	Not applicable		
LabManager group:	Not applicable	Batch name:	TBD
Date of creation:	2025-08-15	Date of revision:	2025-08-28

---

## Process Overview

A process flow for fabricating MOS capacitors with a polysilicon gate and Ti/Al electrode.

### Key Specifications

- Gate oxide: 35 nm thermal SiO<sub>2</sub>
- Gate electrode: 400 nm n+ polysilicon
- Backside contact: 400 nm aluminum

### Critical Safety

- **HF handling:** Apron+gloves, face shield, no lone working, no glass beakers!
- **Furnace:** Thermal gloves for >800 °C operations
- **Metal anneal:** confirm Al spiking risk mitigated by Ti barrier, avoid ≥ 450 °C for Al

## 1 Starting Material

Substrate	Specification	Thickness	Box Name	Qty
Silicon	p-type <100>, 6", 1-10 Ω·cm	500 μm ± 20 μm	SP632	5

## 2 Critical Layers

Layer	Material	Thickness
Gate oxide	Thermal SiO <sub>2</sub>	35 nm
Gate electrode	n+ Poly-Si	400 nm
Back barrier/adhesion	Ti	100 nm
Back contact	Al	400 nm

## 3 Core Process Flow

Table 1: MOS Capacitor Process Flow

Step	Process	Equipment	Parameters	Comment
<b>1</b>				
1.1	Inspection	4-point probe + Thickness tool	Measure resistivity and thickness on one wafer	Verify starting material specifications.
1.2	Pre-oxidation clean	RCA bench	Standard RCA clean	Can be skipped for fresh, out-of-the-box wafers.
1.3	Gate SiO <sub>2</sub> growth	Furnace: Oxidation (8") E1	Recipe: DRY1000 Oxidation time: 40 min Anneal time: 20 min	Target thickness: 35 nm.
1.4	Inspection	Ellipsometer		Verify oxide thickness.
<b>2</b>				
2.1	Pre-deposition clean	RCA bench	Standard RCA clean	Required if wafers were stored after Step 1.
2.2	Poly-Si deposition	Furnace: LPCVD Poly-Si (6") E2	Recipe: POLYBOR Deposition time: 2 h Target thickness: 400 nm.	ATT: Requires extensive equipment prep.
2.3	Inspection	Filmtek / Ellipsometer		Verify poly-Si thickness.
<b>3</b>				
<b>Anneal Poly-Si</b>				
3.1	Pre-anneal clean	RCA bench	Standard RCA clean	Required if wafers were stored after Step 2.
3.2	Poly-Si anneal	Furnace: Oxidation (8") E1	Recipe ANN1000: 20 min at 1000 °C	Activates dopants and improves film quality.
<b>4</b>				
<b>Backside Poly-Si etch (wet)</b>				
4.1	Resist coat	Spin Coater: Gamma UV	Resist: 5214E, 1.5 µm; bake 2 min @ 110 °C	Protect frontside oxide and poly-Si.
4.2	Poly-Si wet etch	Wet bench	9 min in Poly-Etch solution	Etch blanket poly-Si. Must verify time if new solution.
4.3	Backside oxide dip	Wet bench (BHF)	7 min (may be shorter)	Removes exposed oxide if needed.
4.4	Resist strip	Wet bench	15 min to 20 min	Ensure full resist removal before inspection.
<b>5</b>				
<b>Backside oxide etch</b>				
5.1	Backside oxide etch	Wet bench 04: BHF 2	40 s (etch rate 75 nm/min to 80 nm/min)	Removes backside oxide (35 nm) prior to metal deposition.

Continued on next page

Table 1: MOS Capacitor Process Flow (Continued)

Step	Process	Equipment	Parameters	Comment
<b>6</b>	<b>Frontside Poly-Si etch (wet)</b>			
6.1	Lithography: Coat	Spin Coater: Gamma UV	Sequence 1611: 1.5 µm HMDS resist. Spin: 30 s @ 4600 rpm. Softbake: 90 s @ 90 °C.	
6.2	Lithography: Expose	Aligner: MLA2	Mask: gate_poly. Laser: 375 nm. Dose: 325 mJ/cm <sup>2</sup> . Defocus: 2. Mode: Quality.	Invert polarity.
6.3	Lithography: Develop	Developer: TMAH UV-lithography	Sequence 3001: PEB 60 s @ 100 °C, SP 60 s.	
6.4	Inspection	Optical microscope	Check gate pattern and alignment marks	
6.5	Hard-bake resist	Hotplate	Bake @ 110 °C for 2 min	Improves resist adhesion for wet etch.
6.6	Poly-Si wet etch	Wet bench (Poly-Etch)	7 min to 9 min	Use if DRIE unavailable; verify uniformity.
6.7	Inspection	DekTak	Check step height	Verify poly-Si is etched through.
6.8	Resist strip	Wet bench 06	Strip time: 10 min	
6.9	Final gate inspection	DekTak	Measure heights and widths	Verify critical dimensions (CD).
<b>7</b>	<b>Backside electrode</b>			
7.1	Lithography: Coat	Spin Coater: Gamma UV	Sequence 2411: 1.5 µm nLOF 2020 resist. Spin: 6000 rpm. Softbake: 120 s @ 110 °C.	
7.2	Lithography: Expose	Aligner: MLA2	Mask: gate_electrode. Laser: 375 nm. Dose: 450 mJ/cm <sup>2</sup> . Defocus: 0. Mode: Quality.	TEST exposure.
7.3	Lithography: Develop	Developer: TMAH UV-lithography	Sequence 3001: PEB 60 s @ 110 °C, SP 60 s	
7.4	Inspection	Optical microscope	Check backside pattern and alignment marks	
7.5	Metal deposition (Ti)	Temescal	Ti: 100 nm	Serves as adhesion/barrier layer.

Continued on next page

Table 1: MOS Capacitor Process Flow (Continued)

<b>Step</b>	<b>Process</b>	<b>Equipment</b>	<b>Parameters</b>	<b>Comment</b>
7.6	Metal deposition (Al)	Temescal	Al: 400 nm	Main backside contact metal.
7.7	Lift-off	Wet bench 07		
7.8	Inspection: Post-lift-off	Optical microscope		Check pattern and alignment marks.
7.9	Contact anneal	C4 Al-anneal	Standard recipe 20 min	Stabilizes the Ti/Al Si contact. Avoid $\geq 450^{\circ}\text{C}$ (Al spiking).

## 4 Critical Checks

<b>Step</b>	<b>QC Verification</b>
1.3	Oxide thickness: $35\text{ nm} \pm 1\text{ nm}$ (ellipsometer, monitor wafer)
2.2	Poly-Si thickness: $400\text{ nm} \pm 20\text{ nm}$ (ellipsometer/Filmtek)
3.2	Poly n+ sheet resistance: $\leq 30\text{ }\Omega/\square$ (4-point probe)
6.6	Gate CD: $\pm 0.5\text{ }\mu\text{m}$ (optical inspection / DekTak)
5.1	Backside oxide fully removed (contact-angle test drop, ellipsometer, or monitor wafer)

## 5 Process Flow Diagram









Figure 1: Process flow diagram for MOS capacitor fabrication.






## 6 Required Figures

Table 2: Cross-sectional illustrations of key process steps in the MOS capacitor fabrication flow.

ID	Step	Description
1	1.1	 <p>p-type Si substrate</p> <p>Starting Si wafer</p>
1	1.3	 <p>Gate oxide (35 nm SiO<sub>2</sub>)</p> <p>p-type Si substrate</p> <p>Gate oxide growth</p>
2	2.2	 <p>Polysilicon (blanket)</p> <p>Gate oxide (35 nm SiO<sub>2</sub>)</p> <p>p-type Si substrate</p> <p>Poly-Si deposition (blanket)</p>
3	3.2	 <p>n+ polysilicon (blanket)</p> <p>Gate oxide (35 nm SiO<sub>2</sub>)</p> <p>p-type Si substrate</p> <p>Poly-Si anneal (doped)</p>
4	4.2	 <p>n+ polysilicon (blanket)</p> <p>Gate oxide (35 nm SiO<sub>2</sub>)</p> <p>p-type Si substrate</p> <p>Backside Poly-Si etched</p>

Continued on next page

Table 2: Cross-sectional illustrations of key process steps in the MOS capacitor fabrication flow. (Continued)

5	5.1	
Backside oxide etched		
6	6.6	
Gate Poly-Si patterned		
7	7.5	
Backside Ti deposition		
8	7.6	
Backside Al deposition		
9	7.9	
Backside contact annealed		