

Process flow title:	Minimal MOS Capacitor Process	Revision:	Rev 0.3
Contact email:	jephin@dtu.dk	Contact name:	Jeppe Hinrichs
Contact phone:	Not applicable		
LabManager group:	Not applicable	Batch name:	TBD
Date of creation:	2025-08-15	Date of revision:	2025-08-19

Process Overview

Minimal MOS capacitor fabrication flow.

Key Specifications

- Gate oxide: 35 nm thermal SiO₂
- Gate electrode: 400 nm n+ polysilicon
- Backside contact: 400 nm aluminum

Critical Safety

- **HF handling:** Apron+gloves, face shield, no lone working, no glass beakers!
- **Furnace:** Thermal gloves for >800 °C operations
- **Metal anneal:** confirm Al spiking risk mitigated by Ti barrier, avoid ≥ 450 °C for Al

1 Starting Material

Substrate	Specification	Thickness	Qty
Silicon	p-type <100>, 6", 1-10 Ω·cm	500 μm ± 20 μm	5

2 Critical Layers

Layer	Material	Thickness
Gate oxide	Thermal SiO ₂	35 nm
Gate electrode	n+ Poly-Si	400 nm
Back barrier/adhesion	Ti	100 nm
Back contact	Al	400 nm

3 Core Process Flow

Table 1:

Step	Process	Equipment	Parameters	Comment
0.1	(Optional) LOCOS isolation	Furnace: Oxidation (8") E1	Recipe LOCOS, pad oxide + SiN mask + field oxidation	See locos_v1.DOCX. Perform only if device isolation needed.
1.1	Pre-oxidation clean (HF-last)	RCA bench	RCA clean: SC1 (NH ₄ OH/H ₂ O ₂), rinse, SC2 (HCl/H ₂ O ₂), rinse, HF dip (1 % to 2 %) last, N ₂ dry	Leave H-terminated surface; immediate furnace load.
2.1	Gate SiO ₂ growth	Furnace: Oxidation (8") E1	Recipe DRY1000: 40 min dry oxidation + 20 min anneal at 1000 °C; target 35 nm SiO ₂	Inspect oxide thickness by Ellipsometer or Filmtek; tolerance ±1 nm.
3.1	Poly-Si deposition (n+ preferred)	Furnace: LPCVD Poly-Si (6") E2	Recipe DOPEPOLY: 2 h at 620 °C, thickness ≈400 nm	If in-situ PH ₃ doping is available, select doped recipe. Measure film thickness (Ellipsometer/Filmtek).
3.2	(If undoped) Poly doping + anneal	Furnace: Oxidation (8") E1 or RTP	POCl ₃ deposition + drive-in, or P implant + anneal (Recipe ANN1000, 20 min, 1000 °C)	Required if 3.1 used undoped poly. Verify sheet resistance ≤30 Ω/□.
4.1	Gate patterning (Lithography + Poly etch)	Litho: Gamma UV coater (Seq. 1611); Aligner MLA2; Etcher Pegasus 3 DRIE	Coat: 1.5 μm resist, 30 s @ 4600 rpm, softbake 90 s at 90 °C. Expose MLA2: 375 nm, 325 mJ/cm ² , defocus 2. Develop: TMAH. Etch: HBr/Cl ₂ ICP or DRIE. Strip resist in WB06.	Inspect CD with microscope; measure etch depth with DekTak. Target CD ±0.5 μm.
5.0	Backside oxide strip	Wet bench 04	Buffered HF 2 (BHF), 40 s (etch rate 75 nm/min to 80 nm/min for 35 nm oxide)	Protect frontside; leave edge exclusion. Confirm bare Si via contact angle or monitor wafer.
5.1	Backside Ti deposition	E-beam	Deposit Ti, 100 nm	Forms barrier + adhesion to Si.
5.2	Backside Al deposition	E-beam	Deposit Al, 400 nm	Back contact metal.
5.3	Contact / Forming-gas anneal	RTP2 Jipelec or Furnace	400 °C to 450 °C, 20 min to 30 min, N ₂ or 5% H ₂ in N ₂	Stabilizes contacts. Contact resistance governed by Ti/Si interface; aim < 1 Ω · contact.

4 Critical Checks

Step	QC Verification
2.1	Oxide thickness: $35 \text{ nm} \pm 1 \text{ nm}$
3.1/3.2	Poly n+ sheet resistance: $\leq 30 \text{ } \Omega/\square$
4.1	Gate CD: $\pm 0.5 \text{ } \mu\text{m}$
5.0	Backside oxide fully removed (contact-angle change, test drop, or monitor wafer)
5.1	Backside Ti sheet resistance $\approx 0.3 \text{ } \Omega/\square$ (100 nm Ti)
5.2	Backside Al sheet resistance $\approx 0.07 \text{ } \Omega/\square$ (400 nm Al)
5.3	Contact anneal; contact resistance to Si governed by Ti/Si interface quality (target $< 1 \text{ } \Omega \cdot \text{contact}$)

5 Process Flow Diagram









Figure 1: Process flow diagram for MOS capacitor fabrication.






6 Required Figures

Table 2:

ID	Step	Description
0	0.1	<p>0.1 — LOCOS isolation (optional)</p>  <p>LOCOS isolation (optional)</p>
1	1.1	<p>1.1 — Pre-oxidation clean (HF-last)</p>  <p>Pre-oxidation clean (HF-last)</p>
2	2.1	<p>2.1 — Gate oxide growth</p>  <p>Gate oxide growth</p>
3	3.1	<p>3.1 — Poly-Si deposition (blanket)</p>  <p>Poly-Si deposition (blanket)</p>
4	3.2	<p>3.2 — Poly doping + anneal</p>  <p>Poly doping + anneal</p>

Continued on next page

Table 2: (Continued)

5	4.1	<p>4.1 — Gate patterning</p>  <p>Gate patterning + top pad</p>
6	5.0	<p>5.0 — Backside oxide strip</p>  <p>Backside oxide strip</p>
7	5.1	<p>5.1 — Backside Ti deposition</p>  <p>Backside Ti deposition</p>
8	5.2	<p>5.2 — Backside Al deposition</p>  <p>Backside Al deposition</p>
9	5.3	<p>5.3 — Contact anneal</p>  <p>Contact anneal</p>