San Jose State University Department of Computer Engineering

CMPE 125 Spring 2017

Lab 7 Report

System-level Design (1)

Date 4/	22/17
----------------	-------

by

Name	Anahit Sarao	_ SID(008435583
Name	Maxwell Cheshier	SII	0_009193717

Lab Record

Tasks	Designed by (print name)	Verified by (print name)	*Completion Status
1	Both	Ryan	A
2	Maxwell	Ryan	A
3	Anahit	Ryan	A

Task	Performed by (print name)	Validated by (print name)	*Completion Status
4	N/A	Ryan	X

^{*} Enter the following:

If you entered B or X, detailed description about the incompletion or failure must be given in the report.

 $[\]mathbf{A}$ – if the task was successfully completed

B – if the task was partially completed

X – if the task was failed or not performed