

Last Name

First Name

NOTE: All circuits must be presented according to the mixed logic notations. If you make any assumption make sure you explain it. Circuit design must obey all the electrical characteristics of the devices. Obey noise margin rules. You can always use 7404 unless it is stated otherwise. TTL Manual is not a notebook.

1. Use **ONLY one** mux (74153) to design the following function and **test your design** using **Voltage table**. Signal assignments are: C, Y, Z are active Low and W, F are active High. For every extra gate 5 points will be deducted.

$F = [C(Y \oplus Z)]W$

$= [C(Y\bar{Z} + \bar{Y}Z)]W$

$= (C\bar{Y}\bar{Z} + CYZ)W$

$F = [C(\bar{Y}\bar{Z}) + C(YZ)]W$

C control



Truth

| C | Y | Z | W | F |
|---|---|---|---|---|
| 0 | X | X | X | 0 |
| 0 | X | X | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 |


Voltage

| C-- | Y-- | Z-- | W+ | F++ |
|-----|-----|-----|----|-----|
| H | X | X | L | L |
| H | X | X | L | L |
| L | H | H | H | L |
| L | H | L | H | H |
| L | L | H | H | H |
| L | L | L | H | L |






$\bar{X} \bar{X} \bar{L} = L$
 $\bar{L} \bar{L} \bar{H} = H$
 $\bar{L} \bar{H} \bar{L} = H$



f. Complete the timing diagram.



35 e. Show the complete circuit diagram so that state machine will start from S3.
PS* and CLR* needs to be kept active for at least 30 ns if needs to be used.



Assume
 $V_D = 1.6V$
 $I_D = 8mA$

$$5V = V_{D0} + V_D + V_{OL}$$

$$5V = I_{D0} R_D + 1.6V + 0.4V$$


We use I_{D0} as $10mA$, $3V = 10mA R_D$
it's lower than I_{OL} (16mA)
and higher than I_D .

$$R_D = 300\Omega$$

$$C_L = 10nF$$

$$R_L = 20\Omega$$

$R_L C_L$ values



$$V_{IL} = 0.8V$$

$$V = V_{cc}(1 - e^{-t/\tau})$$

$$0.8V = 5V(1 - e^{-30 \times 10^{-9}/RC})$$

$$0.16 = 1 - e^{-30 \times 10^{-9}/RC}$$

$$\ln(0.84) = \ln(1 - 10 \times 10^{-9}/RC)$$

$$-1.74 = -30 \times 10^{-9}/RC$$

$$RC = 0.000002005$$

$$RC = 200ns$$

USE $10nF$ as C
 $R \cdot 10nF = 200ns$ $R = 20\Omega$

b. Show the Excitation Table (transition table)

| S_3 | \bar{Q}_1 | \bar{Q}_0 | \bar{G}_0 | S_3 | \bar{D}_1 | \bar{D}_0 | \bar{LED} |
|-------|-------------|-------------|-------------|-------|-------------|-------------|-------------|
| S_0 | OL | OL | 1H | S_1 | 1H | 1H | OH |
| S_1 | OL | 1H | 1H | S_2 | OL | OL | 1L |
| S_2 | 1H | OL | 1H | S_3 | OL | 1H | OH |
| S_3 | 1H | 1H | 1H | S_0 | 1H | OL | OH |
| S_0 | OL | OL | OL | S_1 | OL | OL | OH |
| S_1 | OL | 1H | OL | S_2 | OL | 1H | 1L |
| S_2 | 1H | OL | OL | S_3 | 1H | OL | OH |
| S_3 | 1H | 1H | OL | S_0 | 1H | 1H | OH |

SEE ME

c. Derive the Flip Flop input equations

$$\begin{aligned}
 D_1 &= G_0(S_0 + S_3) + \bar{G}_0(S_2 + S_3) = G_0S_0 + \bar{G}_0S_3 + \bar{G}_0S_2 + \bar{G}_0S_3 = G_0S_0 + \bar{G}_0S_2 + S_3 \text{ simple} \\
 D_0 &= G_0(S_0 + S_2) + \bar{G}_0(S_1 + S_3) = G_0S_0 + G_0S_2 + \bar{G}_0S_1 + \bar{G}_0S_3 \\
 &= G_0\bar{Q}_1\bar{Q}_0 + \bar{G}_0\bar{Q}_1Q_0 + G_0Q_1\bar{Q}_0 + \bar{G}_0Q_1Q_0 \\
 &= G_0\bar{Q}_0 + \bar{G}_0Q_0 \text{ simple}
 \end{aligned}$$

d. Derive the output equation for LED.


$$LED = S_1 = \bar{Q}_1Q_0$$

- 0 3 2 1
2. Design a two-bit counter that counts the following sequence: 00-11-10-01. This counter should have an input **GO** to start and stop the counting **at any state**. It should generate an output (**LED**) when the count reaches state 01 (S1). When the power is turned on the state machine should start from state 3 (S3).

Use D flip-flops 74LS74, Mux 74153 and necessary gates.

- a. Show the ASM chart

✓



EXTRA CREDIT:



3. Below a digital circuit is given. All signals are active high.

a) Would the circuit generate a glitch? Explain your answer. (Hint: first write the equation)

$$F = \overline{Y}X + X = \overline{Y} + X$$

Yes there would be a glitch. Whenever you see $\overline{X} + X$ there is a glitch because of propagation delays for inputs.

b) Draw the timing diagram for F.



Time where input of OR gate is LL because the L activating the NAND gate hasn't reached it yet.