Write and Read to AT45

Algorithm for Write data to buffer

- 1. Select (CS =0)
- 3. Three bytes address
- 4. Data (1-256 bytes)
- 5. Deselect (CS=1)

Algorithm write buffer to flash

- 1. Select (CS =0)
- 2. Command (0x84 for Buffer 1, 0x87 for Buffer 2) 2. Command (0x83 for Buffer 1, 0x86 for Buffer 2)
 - 3. Three bytes address
 - 4. Deselect (CS=1)

Algorithm for read buffer


- 1. Select (CS =0)
- 2. Command (0xd4 for Buffer 1, 0xd6 for Buffer 2)2. Command (0x53 for Buffer 1, 0x55 Buffer 2)
- 3. Three bytes address
- 4. don't care bits (1 byte)
- 5. Data (1-256 bytes)
- 6. Deselect (CS=1)

Algorithm for read flash to buffer

- 1. Select (CS =0)
- 3. Three bytes address
- 4. Deselect (CS=1)

```
#define SPI DELAY 1000
                              This register controls the state of output pins. Writing 1s produces low
int main (void)
{ int i;
InitSSP1();
                                                         Table 102. GPIO register, pp 131
    for (i = 0; i < 10000; i++)
     printf("Device ID\n");
     LPC_GPIOO->FIO(LR = (1<<6))
     printf("\n 0\t %x", SSP iexchangeByte(0x9f));
     printf("\n 1\t %x",SSP1exchangeByte(0x9f));
     printf("\n 2\t %x", SSP1exchangeByte(0x00));
     printf("\n 3\t %x",SSP1exchangeByte(0x00));
     LPC\_GPIO2->FIOSET = (1<<6);
     for (i = 0; i < 10000; i++);
     //***Write to buffer1
     initSSP1();
     printf("\nWriting to Buffer 1\n");
     LPC\_GPIOO->FIOCLR = (1<<6);
     SSP1exchangeByte(0x84); //Send 3 Bytes = 16 don't care bits + 8 (1st Byte of buffer) bits
     SSP1exchangeByte(0x00);
     SSP1exchangeByte(0x00);
     SSP1exchangeByte(0x00);
```

SPI Pins




Source: From SCH revis

2

 $LPC_GPIOO->FIOCLR = (1<<6);$

SSP1exchangeByte(0x9f)

Writing 1 to P0.6 which is SSEL1 produces low, if SSP1 controller is Anabastuley to which is SSEL1 produces low, if SSP1 controller is Anabastuley to which is SSEL1 produces low, if SSP1 controller is Anabastuley to which is SSEL1 produces low, if SSP1 controller is Anabastuley to which is SSEL1 produces low, if SSP1 controller is Anabastuley to which is SSEL1 produces low, if SSP1 controller is Anabastuley to which is SSEL1 produces low, if SSP1 controller is Anabastuley to which is SSEL1 produces low, if SSP1 controller is Anabastuley to which is SSEL1 produces low.



Write and Read to SSP Port

uint8_t SSP1exchangeByte(uint8_t out){
 LPC_SSP1->DR = out;
 while(LPC_SSP1->SR & (1<<4));
 return LPC_SSP1->DR;

 Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO.

SR Status Register

SSP reference from CPU data sheet, Chap

SSP reference from CPU data sheet, Chap

SSP reference from CPU data sheet, Chap

Table 370. SSP special purpose register may be special purpose


Write to DR: software can write data to be sent in a future frame to DR when TNF bit = 1 in SR

Read from DR: software can read data from DR register when RNE = 1 of SR, Status register, in

SR Register of the SSP Port

18.6.4 SSPn Status Register (SSP0SR - 0x4008 800C, SSP1SR - 0x4003 000C) Pp 433

Table 374: SSPn Status Register (SSP0SR - address 0x4008 800C, SSP1SR - 0x4003 000C) bit descript



Harry Li, Ph.D. SJSU