Last Name

First Name


NOTE: All circuits must be presented according to the mixed logic notations. If you make any assumption make sure you explain it. Circuit design must obey all the electrical characteristics of the devices. Obey noise margin rules. You can always use 7404 unless it is stated otherwise. TTL Manual is not a notebook.

1. Use ONLY one mux (74153) to design the following function and test your design using Voltage table. Signal assignments are: C, Y, Z are active Low and W, F are active High. For every extra gate 5 points will be deducted.


$$F = [C(Y \oplus Z)]W \qquad C \text{ control} \qquad Truth \qquad Voltage$$

$$= [C(Y \bar{Z} + \bar{Y} Z)]W \qquad \rightarrow X \times X \times U \qquad C \times X \times U \qquad C \times X \times X \times U \qquad C \times$$

Complete the timing diagram. S3 Н Q1 H H QO H GO H H H H D1 L DO L H H LED H HA H//off L Mon H //off




c. Derive the Flip Flop input equations
$$D_{1} = GO(S_{0} + S_{3}) + \overline{GO}(S_{2} + S_{3}) = GOS_{0} + \overline{GOS}_{3} + \overline{GOS}_{3} + \overline{GOS}_{3} = GOS_{0} + \overline{GOS}_{3} + \overline{GOS}_{3$$



Use D flip-flops 74LS74, Mux 74153 and necessary gates.

a. Show the ASM chart







EXTRA CREDIT:

- 3. Below a digital circuit is given. All signals are active high.
 - a) Would the circuit generate a glitch? Explain your answer. (Hint: first write the equation)

b) Draw the timing diagram for F.

