






buffer gate


Double inversion



SR Latch


S	R	Q	\bar{Q}
0	0	1	0
0	0	0	1
0	1	0	1
1	0	1	0
1	1	0	0






```
module RSLatch(  
    input R,  
    input S,  
    output Q,  
    output nQ  
);  
  
(* ALLOW_COMBINATORIAL_LOOPS = "true", KEEP = "true" *)  
wire w1, w2;  
  
assign w1 = ~(R & w2);  
assign w2 = ~(S & w1);  
  
assign Q = w1;  
assign nQ = w2;  
  
endmodule
```

DLatch



C 가 0인 경우는 유지, C 가 1인 경우는 값 변경



```

module DLatch(
    input D,
    input E,
    output Q,
    output nQ
);

    wire w1, w2;

    assign w1 = ~(D & E);
    assign w2 = ~(~D & E);

    RSLatch rsLatch_0(.R(w1), .S(w2), .Q(Q), .nQ(nQ));

endmodule

```

실제 사용 코드

```

module Latch(
    input D,
    input E,
    output reg Q
    output reg nQ
);

    always @(D, E)
    begin
        if(E==1'b1)
        begin
            Q = D;
            nQ = ~D;
        end
    end

end

endmodule

```

```

1 set_property PACKAGE_PIN M14 [get_ports Q]
2 set_property PACKAGE_PIN M15 [get_ports nQ]
3 set_property IOSTANDARD LVCMOS33 [get_ports nQ]
4 set_property IOSTANDARD LVCMOS33 [get_ports Q]
5
6 set_property PACKAGE_PIN G15 [get_ports D]
7 set_property PACKAGE_PIN P15 [get_ports C]
8 set_property IOSTANDARD LVCMOS33 [get_ports C]
9 set_property IOSTANDARD LVCMOS33 [get_ports D]
10
11 set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets C_IBUF]

```

오류 메시지 확인하고 보라색 코드 복붙!

```

1 set_property PACKAGE_PIN G15 [get_ports R]
2 set_property PACKAGE_PIN P15 [get_ports S]
3 set_property PACKAGE_PIN M14 [get_ports Q]
4 set_property PACKAGE_PIN M15 [get_ports nQ]
5 set_property IOSTANDARD LVCMOS33 [get_ports S]
6 set_property IOSTANDARD LVCMOS33 [get_ports R]
7 set_property IOSTANDARD LVCMOS33 [get_ports Q]
8 set_property IOSTANDARD LVCMOS33 [get_ports nQ]
9 set_property SEVERITY {Warning} [get_drc_checks NSTD-1]
10 set_property SEVERITY {Warning} [get_drc_checks UC10-1]

```

assign 문으로 Latch 구현해 보기

```


module MYLatch(
    input D,
    output Q,
    input En
);


    assign Q=(En==1)? D: Q;


endmodule


```



DFF


























$$\sim(a \& b \& c) = \sim((a \& b) \& b)$$

```

module DFF(
    input D,
    input C,
    output Q,
    output nQ
);

(* ALLOW_COMBINATORIAL_LOOPS = "true", KEEP = "true" *)
wire w1, w2, w3, w4;

assign w4 = w1 & C;
RSLatch rsLatch_1(.R(w2), .S(C), .Q(), .nQ(w1));
RSLatch rsLatch_2(.R(w1), .S(w3), .Q(Q), .nQ(nQ));
RSLatch rsLatch_3(.R(w4), .S(D), .Q(w3), .nQ(w2));

endmodule

```

실제 사용 코드

```

module DFFR(
    input D,
    input C,
    output reg Q,
    output reg nQ
);

always @(posedge C)
begin
    Q = D;
    nQ = ~D;
end

endmodule

```

```
1 set_property PACKAGE_PIN M14 [get_ports Q]
2 set_property PACKAGE_PIN M15 [get_ports nQ]
3 set_property IOSTANDARD LVCMOS33 [get_ports nQ]
4 set_property IOSTANDARD LVCMOS33 [get_ports Q]
5
6 set_property PACKAGE_PIN G15 [get_ports D]
7 set_property PACKAGE_PIN P15 [get_ports C]
8 set_property IOSTANDARD LVCMOS33 [get_ports C]
9 set_property IOSTANDARD LVCMOS33 [get_ports D]
10
11 set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets C_IBUF]
```

오류 메시지 확인하고 보라색 코드 복붙!