

Cadence Full-Custom IC Design

Ph. D. ByoungJin Lee
byoungjin@hanmail.net
010 2026 3457

INDEX

01 Introduction

02 Logic Gate

03 Multiplexer

04 Adder

05 Conclusion

Introduction


"Course

Cadence® Full-Custom IC Designer



"Tools

Cadence Virtuoso Schematic Editor / Layout Editor
Cadence Virtuoso Spectre / ADE
Assura DRC / LVS
GPKD090





Logic Gate

01

Logic Gate

02




03

04

05

[NOT Gate]

Find to PMOS width



NMOS => 1um
PMOS => WIDTH

VDD = 1V
VSS = 0V
VIN = VIN



0V – 1V
Linear Step (0.01V)

Reduce Step Size

01


Logic Gate

02

03

04

05



[NOT Gate]
Find to PMOS width

Simulation Result

PMOS WIDTH = 2.91um

01

Logic Gate



02

NOT GATE

03

04

05



PMOS WIDTH = 2.91um

01

Logic Gate



02

SWITCH

03

04

05



PMOS WIDTH = 2.91um

01

Logic Gate

02


NAND / NOR Gate

03

04

05

	2NOR	3NOR	4NOR	2NAND	3NAND	4NAND
NMOS	1um	1um	1um	1um	1um	1um
PMOS	3.99um	5um	5.96um	2.53um	2.31um	2.14um



Multiplexer (MUX)



01

02

03

04

05



- $Out = \overline{S_1} \overline{S_0} A + \overline{S_1} S_0 B + S_1 \overline{S_0} C + S_1 S_0 D$

MUX Truth Table

S1	S0	OUT
0	0	A
0	1	B
1	0	C
1	1	D

01

Multiplexer (MUX)


02

03

04


05

Logic Gate



[2x1] Logic Gate vs Switch

Switch



01

Multiplexer (MUX)



02

[2x1] Logic Gate vs Switch

03

04

05



	Logic Gate	Switch
Length	6.305um	7.155um
Width	4.63um	2.54um
Transistor	14	6

01

Multiplexer (MUX)


02

03


04

05

Logic Gate



Switch



[4x1]
Logic Gate vs Switch

01

Multiplexer (MUX)


02

[4x1] Simulation

03

04

05



01

Multiplexer (MUX)



02

03

04

05

[4x1] Logic Gate vs Switch



	Logic Gate	Switch
Length	7.435um	8.235um
Width	13.63um	6.60um
Transistor	42	16

Adder

01

02

03

04

05

Half_Adder


Half-adder truth table.

A	B	C_{out}	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Σ = sum


C_{out} = output carry

A and B = input variables (operands)




Adder


FULL_ADDER



4Bit Adder



4BIT Adder-Substractor




01

Adder

02


03

04



05

XOR Gate



01


Adder

02


03

04

05



Half Adder 1



01


Adder

02


03

04

05



Half Adder 2



01

Adder


02

[Half Adder] Simulation

03

04

05



01

Adder



02

Full Adder

03

04

05



01


Adder

02

[Full Adder] Simulation

04

05



01

Adder



02

4-Bit Adder

03

04

05



01

Adder



02

[4-Bit Adder]
Simulation

03

04

05



01


Adder

02


03

04

05



4Bit Adder-Subtractor



01

Adder

02

03

04

05

[4Bit Adder-Subtractor] Simulation



A certificate of completion



Contact

**E-mail**

byoungjin@hanmail.net

**Phone**

010 2026 3457