

# HALF\_ADDER

---

Ph. D. ByoungJin Lee

# 순서

- Half\_Adder
- Circuit design
- Schematic
- Circuit simulation
- Layout
- DRC, LVS

# Half\_Adder


Half-adder truth table.

| A | B | $C_{out}$ | $\Sigma$ |
|---|---|-----------|----------|
| 0 | 0 | 0         | 0        |
| 0 | 1 | 0         | 1        |
| 1 | 0 | 0         | 1        |
| 1 | 1 | 1         | 0        |

$\Sigma$  = sum

$C_{out}$  = output carry

A and B = input variables (operands)




입력 A, B에 따라 Sum, Carry값이 변화하는 가산기

# 구현방법


- XOR 게이트를 사용하여 크기를 줄일 수 있다.

- XOR 사용 안했을 때




$$\begin{aligned} &(\text{Inverter}) 2 * 3 + (2\text{NAND}) 4 * 4 \\ &= 22 \end{aligned}$$


- XOR 사용 했을 때




$$\begin{aligned} &(\text{Inverter}) 2 * 1 + (2\text{NAND}) 4 * 1 + (\text{XOR}) 6 * 1 \\ &= 12 \end{aligned}$$




# XOR O (Schematic)




# XOR X (Schematic)



# XOR O (Simulation Setup)




# Wave Form





| A | B | S | C |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

- 입력 값에 따라 출력이 변화하는 걸 확인할 수 있다.


# XOR O (Layout)





# XOR O (DRC / LVS)






# XOR X (Layout)






# XOR X (DRC / LVS)



# Inverter (Layout / DRC / LVS)



# 2NAND (Layout / DRC / LVS)



## 크기비교

|    | XOR O | XOR X |
|----|-------|-------|
| 가로 | 4.8   | 9.36  |
| 세로 | 6.83  | 7.04  |