



Cadence Full-Custom IC Design

Common-Source Amplifier



Ph. D. ByoungJin Lee



INDEX


Program & Tool

Common-Source (CS) Amplifier

Theory / Schematic / Simulation / Layout / DRC/ LVS




One Chip





PROGRAM & TOOL




Cadence Virtuoso Schematic Editor/Layout Editor

Cadence Virtuoso Spectre/ADE


Assura(LVS & DRC)



GPKD090




The Common-Source (CS) Amplifier



- ▶ input resistance : $R_{in} = R_G$
- ▶ output resistance : $R_{out} = r_o \parallel R_D$
- ▶ voltage gain : $A_v = -g_m(r_o \parallel R_D \parallel R_L)$
- ▶ overall voltage gain : $G_v = -\frac{R_G}{R_G + R_{sig}} g_m(r_o \parallel R_D \parallel R_L)$
- ▶ applications : part of a larger amplifier circuit

Directly on the Circuit




$$\frac{v_i}{v_{sig}} = \frac{R_{in}}{R_{sig} + R_{in}} = \frac{R_G}{R_{sig} + R_G}$$

$$G_m \equiv \left. \frac{i_o}{v_i} \right|_{R_L=0} = -g_m \quad R_{output} = r_o \parallel R_D \parallel R_L$$



$$A_v = \frac{v_o}{v_i} = G_m R_{output} = -g_m (r_o \parallel R_D \parallel R_L)$$

$$G_v = \frac{v_o}{v_{sig}} = \frac{v_i}{v_{sig}} \frac{v_o}{v_i} = -\frac{R_G}{R_G + R_{sig}} g_m (r_o \parallel R_D \parallel R_L)$$


The Common-Source Amplifier with a Source Resistance




neglecting r_o



- input resistance : $R_{in} = R_G$
- output resistance : $R_{out} = R_D$





► voltage gain :

$$v_{gs} = \frac{1/g_m}{(1/g_m) + R_s} v_i = \frac{v_i}{1 + g_m R_s}$$


$$i_d = i = \frac{v_i}{(1/g_m) + R_s} = \frac{g_m v_i}{1 + g_m R_s}$$


$$v_o = -i_d (R_D // R_L) = -\frac{g_m (R_D // R_L)}{1 + g_m R_s} v_i$$

$$A_v = -\frac{g_m (R_D // R_L)}{1 + g_m R_s}$$

► overall voltage gain : $G_v = -\frac{R_G}{R_G + R_{sig}} \frac{g_m (R_D // R_L)}{1 + g_m R_s}$

► source degeneration resistor R_s : reduction of the gain by $(1 + g_m R_s)$





Directly on the Circuit

$$v_i = v_{gs} + R_S i_d = i_d / g_m + R_S i_d = (1/g_m + R_S) i_d$$


$$G_m \equiv \left. \frac{i_o}{v_i} \right|_{R_L=0} = -\frac{i_d}{v_i} = -\frac{1}{1/g_m + R_S}$$

$$R_{output} = R_D // R_L$$


$$A_v = G_m R_{output} = -\frac{R_D // R_L}{1/g_m + R_S} = -\frac{g_m (R_D // R_L)}{1 + g_m R_S}$$

► useful interpretation :

$$A_v = -\frac{\text{total resistance in the drain}}{\text{total resistance in the source}} = -\frac{R_D // R_L}{1/g_m + R_S}$$



MOSFET SIMULATION SETUP




MOSFET	Length(μm)	Fingers	Finger Width(μm)	Total Width(μm)
NMOS(NM0)	0.1	1	1	1

ADE L
ADE XL
ADE GXL
ADE Explorer
ADE Assembler
Layout XL
Layout GXL
Layout EAD
Schematics L
Schematics XL
Pcell IDE
Power Manager
Plugins

Property Editor

mouse L: schSingleSelectPt()

37(56) | ADE L



M: ieHiEditProp()

R: schHiMousePop

Cmd: Sel:

mouse L:

41(62) | plot new graph subwindow

Subwindow: 1


Data Point

LBJ TRANSISTOR_TEST schematic

DC Response


Name

i /I0/V1/MINUS; dc (I)




M:

R:




CS AMP. SCHEMATIC




MOSFET	Length(μm)	Fingers
NMOS(NM0)	0.1	1
Resistance	Total Resistance(ohms)	
R(R \emptyset)	4k	



CS AMP SIMULATION SETUP





VOLTAGE GAIN



20dB & Phase




CS AMP LAYOUT SETUP



Component	MOSFET	Component	Resistor
Type	nmos1v	Type	resnapdiff_2
Length	100nm	Width(μm)	2
Finger	1	No. of Segments	8
Finger Width(μm)	1	Segment Length(μm)	10
Total Width(μm)	1	Total Length(μm)	80
		Total Resistance	4k Ω


CS AMP LAYOUT

TRANSISTOR




RESISTOR

CS AMP (DRC)




CS AMP (LVS)





CONTACT



E-mail

byoungjin@hanmail.net



Phone

010 2026 3457

