

HALF_ADDER

Ph. D. ByoungJin Lee

순서

- Half_Adder
- Circuit design
- Schematic
- Circuit simulation
- Layout
- DRC, LVS

Half_Adder


Half-adder truth table.

A	B	C_{out}	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Σ = sum

C_{out} = output carry

A and B = input variables (operands)




입력 A, B에 따라 Sum, Carry값이 변화하는 가산기

구현방법


- XOR 게이트를 사용하여 크기를 줄일 수 있다.

- XOR 사용 안했을 때




$$\begin{aligned} & (\text{Inverter}) 2 * 3 + (\text{2NAND}) 4 * 4 \\ & = 22 \end{aligned}$$


- XOR 사용 했을 때




$$\begin{aligned} & (\text{Inverter}) 2 * 1 + (\text{2NAND}) 4 * 1 + (\text{XOR}) 6 * 1 \\ & = 12 \end{aligned}$$




XOR 0 (Schematic)




XOR X (Schematic)



XOR O (Simulation Setup)




Wave Form





A B		S C	
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

- 입력 값에 따라 출력이 변화하는걸 확인할 수 있다.


XOR O (Layout)





XOR 0 (DRC / LVS)



XOR X (Layout)



XOR X (DRC / LVS)



Inverter (Layout / DRC / LVS)









Figure 10 consists of two side-by-side diagrams illustrating the proposed algorithm for finding the minimum cost path. Both diagrams show a grid with a start cell (blue) and a goal cell (red). The left diagram shows the grid with the start cell at (1,1) and the goal cell at (4,4). The right diagram shows the same grid with the minimum cost path highlighted in green. The path starts at (1,1) and ends at (4,4). The cost of the path is 10. The cost of the path is calculated as the sum of the costs of the cells along the path. The cost of the start cell is 1. The cost of the goal cell is 1. The cost of the cells along the path is 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 = 10.



크기 비교

	XOR O	XOR X
가로	4.8	9.36
세로	6.83	7.04