







TL431, TL432 SLVS543S - AUGUST 2004 - REVISED MAY 2024


TL431, TL432 Precision Programmable Reference

1 Features

- Reference voltage tolerance at 25°C
 - 0.5% (B grade)
 - 1% (A grade)
 - 2% (Standard grade)
- Adjustable output voltage: V_{ref} to 36V
- Operation from -40°C to 125°C
- Typical temperature drift (TL43xB)
 - 6mV (C temp)
 - 14mV (I temp, Q temp)
- Low Output Noise
- 0.2Ω Typical output impedance
- Sink-current capability: 1mA to 100mA

2 Applications

- Rack server power
- Industrial AC/DC
- AC inverter & VF drives
- Servo drive control module
- Notebook PC power adapter design



Simplified Schematic

3 Description

The TL431 and TL432 devices are three-terminal adjustable shunt regulators, with specified thermal stability over applicable automotive, commercial, and military temperature ranges. The output voltage can be set to any value between V_{ref} (approximately 2.5V) and 36V, with two external resistors. These devices have a typical output impedance of 0.2Ω . Active output circuitry provides a very sharp turnon characteristic, making these devices excellent replacements for Zener diodes in many applications, such as on-board regulation, adjustable power supplies, and switching power supplies. The TL432 device has exactly the same functionality and electrical specifications as the TL431 device, but has different pinouts for the DBV, DBZ, and PK packages.

Both the TL431 and TL432 devices are offered in three grades, with initial tolerances (at 25°C) of 0.5%, 1%, and 2%, for the B, A, and standard grade, respectively. In addition, low output drift versus temperature verifies good stability over the entire temperature range.

The TL43xxC devices are characterized for operation from 0°C to 70°C, the TL43xxI devices are characterized for operation from -40°C to 85°C, and the TL43xxQ devices are characterized for operation from -40°C to 125°C.

Device Information

PART NUMBER	PACKAGE (PIN) (1)	BODY SIZE (NOM)				
	SOT-23-3 (3)	2.90mm × 1.30mm				
	SOT-23-5 (5)	2.90mm × 1.60mm				
TL43x	SOIC (8)	4.90mm × 3.90mm				
	PDIP (8)	9.50mm × 6.35mm				
	SOP (8)	6.20mm × 5.30mm				

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and (2) includes pins, where applicable.



Table of Contents

1 Features	8 Detailed De
2 Applications1	8.1 Overvie
3 Description	8.2 Functio
4 Device Comparison Table3	8.3 Feature
5 Pin Configuration and Functions4	8.4 Device
6 Specifications5	9 Application
6.1 Absolute Maximum Ratings5	9.1 Applica
6.2 ESD Ratings5	9.2 Typical
6.3 Thermal Information5	9.3 System
6.4 Recommended Operating Conditions5	9.4 Power S
6.5 Electrical Characteristics, TL431C, TL432C6	9.5 Layout.
6.6 Electrical Characteristics, TL431I, TL432I7	10 Device an
6.7 Electrical Characteristics, TL431Q, TL432Q8	10.1 Device
6.8 Electrical Characteristics, TL431AC, TL432AC9	10.2 Relate
6.9 Electrical Characteristics, TL431AI, TL432AI 10	10.3 Receiv
6.10 Electrical Characteristics, TL431AQ, TL432AQ11	10.4 Suppo
6.11 Electrical Characteristics, TL431BC, TL432BC 12	10.5 Trader
6.12 Electrical Characteristics, TL431BI, TL432BI 13	10.6 Electro
6.13 Electrical Characteristics, TL431BQ, TL432BQ14	10.7 Glossa
6.14 Typical Characteristics15	11 Revision I
7 Parameter Measurement Information19	12 Mechanic
7.1 Temperature Coefficient19	Information
7.2 Dynamic Impedance 20	

8	Detailed Description	21
	8.1 Overview	
	8.2 Functional Block Diagram	
	8.3 Feature Description	
	8.4 Device Functional Modes	
9	Applications and Implementation	23
	9.1 Application Information	
	9.2 Typical Applications	
	9.3 System Examples	
	9.4 Power Supply Recommendations	
	9.5 Layout	
1	0 Device and Documentation Support	
	10.1 Device Nomenclature	
	10.2 Related Links	32
	10.3 Receiving Notification of Documentation Updates	32
	10.4 Support Resources	32
	10.5 Trademarks	32
	10.6 Electrostatic Discharge Caution	.33
	10.7 Glossary	
1	1 Revision History	33
1	2 Mechanical, Packaging, and Orderable	
	Information	33




4 Device Comparison Table

DEVICE PINOUT	INITIAL ACCURACY	OPERATING FREE-AIR TEMPERATURE (T _A)
TL431 TL432	B: 0.5% A: 1% (Blank): 2%	C: 0°C to 70°C I: -40°C to 85°C Q: -40°C to 125°C




5 Pin Configuration and Functions


TL431, TL431A, TL431B . . . LP (TO-92/TO-226) PACKAGE (TOP VIEW)




TL431, TL431A, TL431B . . . D (SOIC) PACKAGE (TOP VIEW)




NC - No internal connection






TL431, TL431A, TL431B . . . DBV (SOT-23-5) PACKAGE (TOP VIEW)




NC – No internal connection

† Pin 2 is attached to Substrate and must be connected to ANODE or left open.

TL431, TL431A, TL431B . . . DBZ (SOT-23-3) PACKAGE (TOP VIEW)




TL431A, TL431B . . . DCK (SC-70) PACKAGE (TOP VIEW)



NC - No internal connection


* - Must be connected to ANODE or left open

TL431, TL431A, TL431B . . . P (PDIP), PS (SOP), OR PW (TSSOP) PACKAGE (TOP VIEW)




NC - No internal connection

TL432, TL432A, TL432B . . . PK (SOT-89) PACKAGE (TOP VIEW)



TL432, TL432A, TL432B . . . DBV (SOT-23-5) PACKAGE (TOP VIEW)



NC - No internal connection

TL432, TL432A, TL432B . . . DBZ (SOT-23-3) PACKAGE (TOP VIEW)




Table 5-1. Pin Functions

		PIN										
		TL431x									TYPE	DESCRIPTION
NAME	DBZ	DBV	PK	D	P, PS PW	LP	DCK	DBZ	DBV	PK		
CATHODE	1	3	3	1	1	1	1	2	4	1	I/O	Shunt Current/Voltage input
REF	2	4	1	8	8	3	3	1	5	3	I	Threshold relative to common anode
ANODE	3	5	2	2, 3, 6, 7	6	2	6	3	2	2	0	Common pin, normally connected to ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	3 1 3 (MIN	MAX	UNIT
V _{KA}	Cathode Voltage ⁽²⁾		37	V
I _{KA}	Continuos Cathode Current Range	-100	150	mA
I _{I(ref)}	Reference Input Current	-0.05	10	mA
TJ	Operating Junction Temperature Range		150	°C
T _{stg}	Storage Temperature Range	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to ANODE, unless otherwise noted.

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001pins ⁽¹⁾	±2000	V
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250V CDM is possible with the necessary precautions.

6.3 Thermal Information

		TL43xx									
THERMAL METRIC(1)		Р	PW	D	PS	DCK	DBV	DBZ	LP	PK	UNIT
			8 P	INS		6 PINS	5 PINS		3 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	85	149	97	95	259	206	206	140	52	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	57	65	39	46	87	131	76	55	9	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953)

6.4 Recommended Operating Conditions

See (1)

			MIN	MAX	UNIT	
V _{KA}	Cathode Voltage	ode Voltage				
I _{KA}	Continuous Cathode Current Range			100	mA	
		TL43xxC	0	70		
T_A	Operating Free-Air Temperature	TL43xxI	-40	85	°C	
		TL43xxQ	-40	125		

⁽¹⁾ Maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.

6.5 Electrical Characteristics, TL431C, TL432C

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	$V_{KA} = V_{ref}$, $I_{KA} = 10mA$		2440	2495	2550	mV
V _{I(dev)}	Deviation of reference input voltage over full	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA	SOT23-3 and TL432 devices		6	16	mV
, ,	temperature range (1)			All other devices		4	25	mV
	Ratio of change in			ΔV_{KA} = 10V- V_{ref}		-1.4	-2.7	mV/V
ΔV_{ref} / ΔV_{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	I _{KA} = 10mA	ΔV _{KA} = 36V- 10V		-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	$I_{KA} = 10 \text{mA}, R1 = 10 \text{k}\Omega,$	R2 = ∞		2	4	μA
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	$I_{KA} = 10 \text{mA}, R1 = 10 \text{k}\Omega,$	R2 = ∞		0.4	1.2	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	$V_{KA} = V_{ref}$			0.4	1	mA
I _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	1	μA
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le 1kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

⁽¹⁾ The deviation parameters V_{I(dev)} and I_{I(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on V_{I(dev)} and how it relates to the average temperature coefficient, see Temperature Coefficient.

⁽²⁾ The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic Impedance.



6.6 Electrical Characteristics, TL431I, TL432I

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA		2440	2495	2550	mV
V _{I(dev)}	Deviation of reference input voltage over full	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA	SOT23-3 and TL432 devices		14	34	mV
` ,	temperature range (1)			All other devices		5	50	mV
	Ratio of change in			ΔV _{KA} = 10V- V _{ref}		-1.4	-2.7	mV/V
ΔV _{ref} / ΔV _{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	I _{KA} = 10mA	ΔV _{KA} = 36V- 10V		-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	I _{KA} = 10mA, R1 = 10kΩ, I	R2 = ∞		2	4	μΑ
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	I _{KA} = 10mA, R1 = 10kΩ, I	R2 = ∞		0.8	2.5	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	$V_{KA} = V_{ref}$			0.4	1	mA
l _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	1	μA
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le 1kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

⁽¹⁾ The deviation parameters V_{I(dev)} and I_{I(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on V_{I(dev)} and how it relates to the average temperature coefficient, see Temperature Coefficient.

⁽²⁾ The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic Impedance.



6.7 Electrical Characteristics, TL431Q, TL432Q

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA	$V_{KA} = V_{ref}$, $I_{KA} = 10mA$			2550	mV
V _{I(dev)}	Deviation of reference input voltage over full temperature range (1)	See Figure 7-1	$V_{KA} = V_{ref}$, $I_{KA} = 10mA$			14	34	mV
A \ /	Ratio of change in			$\Delta V_{KA} = 10V - V_{ref}$		-1.4	-2.7	mV/V
ΔV _{ref} / ΔV _{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	I _{KA} = 10mA	ΔV _{KA} = 36V- 10V		-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	I_{KA} = 10mA, R1 = 10kΩ, F	R2 = ∞		2	4	μΑ
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	I _{KA} = 10mA, R1 = 10kΩ, I	R2 = ∞		0.8	2.5	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	$V_{KA} = V_{ref}$			0.4	1	mA
I _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	1	μΑ
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le 1kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

⁽¹⁾ The deviation parameters V_{I(dev)} and I_{I(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on V_{I(dev)} and how it relates to the average temperature coefficient, see Temperature Coefficient.

⁽²⁾ The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic Impedance.



6.8 Electrical Characteristics, TL431AC, TL432AC

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA		2470	2495	2520	mV
V _{I(dev)}	Deviation of reference input voltage over full	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA	SOT23-3 and TL432 devices		6	16	mV
, ,	temperature range (1)			All other devices		4	25	mV
	Ratio of change in			$\Delta V_{KA} = 10V - V_{ref}$		-1.4	-2.7	mV/V
ΔV _{ref} / ΔV _{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	I _{KA} = 10mA	ΔV _{KA} = 36V- 10V		-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	I_{KA} = 10mA, R1 = 10kΩ,	R2 = ∞		2	4	μΑ
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	I _{KA} = 10mA, R1 = 10kΩ, I	R2 = ∞		0.8	1.2	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	$V_{KA} = V_{ref}$			0.4	0.6	mA
I _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	0.5	μA
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le 1kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

⁽¹⁾ The deviation parameters V_{I(dev)} and I_{I(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on V_{I(dev)} and how it relates to the average temperature coefficient, see Temperature Coefficient.

⁽²⁾ The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic Impedance.

6.9 Electrical Characteristics, TL431AI, TL432AI

over recommended operating conditions, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	$V_{KA} = V_{ref}$, $I_{KA} = 10mA$		2470	2495	2520	mV
V _{I(dev)}	Deviation of reference input voltage over full	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA	SOT23-3 and TL432 devices		14	34	mV
. ,	temperature range (1)			All other devices		5	50	mV
	Ratio of change in			ΔV_{KA} = 10V- V_{ref}		-1.4	-2.7	mV/V
ΔV _{ref} / ΔV _{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	I _{KA} = 10mA	ΔV _{KA} = 36V- 10V		-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	$I_{KA} = 10 \text{mA}, R1 = 10 \text{k}\Omega,$	R2 = ∞		2	4	μA
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	$I_{KA} = 10 \text{mA}, R1 = 10 \text{k}\Omega,$	R2 = ∞		0.8	2.5	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	$V_{KA} = V_{ref}$			0.4	0.7	mA
I _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	0.5	μA
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le 1kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

The deviation parameters $V_{I(dev)}$ and $I_{I(dev)}$ are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on $V_{I(dev)}$ and how it relates to the average temperature coefficient, see Temperature

Product Folder Links: TL431 TL432

The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic (2)



6.10 Electrical Characteristics, TL431AQ, TL432AQ

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA		2470	2495	2520	mV
V _{I(dev)}	Deviation of reference input voltage over full temperature range (1)	See Figure 7-1	$V_{KA} = V_{ref}$, $I_{KA} = 10mA$			14	34	mV
• • • •	Ratio of change in			$\Delta V_{KA} = 10V - V_{ref}$		-1.4	-2.7	mV/V
ΔV_{ref} / ΔV_{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	I _{KA} = 10mA	ΔV _{KA} = 36V- 10V		-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	I_{KA} = 10mA, R1 = 10kΩ, F	R2 = ∞		2	4	μΑ
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	I _{KA} = 10mA, R1 = 10kΩ, I	R2 = ∞		0.8	2.5	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	V _{KA} = V _{ref}			0.4	0.7	mA
I _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	0.5	μΑ
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

⁽¹⁾ The deviation parameters V_{I(dev)} and I_{I(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on V_{I(dev)} and how it relates to the average temperature coefficient, see Temperature Coefficient

⁽²⁾ The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic Impedance.

6.11 Electrical Characteristics, TL431BC, TL432BC

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA		2483	2495	2507	mV
V _{I(dev)}	Deviation of reference input voltage over full temperature range (1)	See Figure 7-1	$V_{KA} = V_{ref}$, $I_{KA} = 10mA$			6	16	mV
	Ratio of change in			$\Delta V_{KA} = 10V - V_{ref}$		-1.4	-2.7	mV/V
ΔV _{ref} / ΔV _{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	I _{KA} = 10mA	ΔV _{KA} = 36V- 10V		-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	I_{KA} = 10mA, R1 = 10kΩ, F	R2 = ∞		2	4	μA
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	I _{KA} = 10mA, R1 = 10kΩ, I	R2 = ∞		0.8	1.2	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	V _{KA} = V _{ref}			0.4	0.6	mA
I _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	0.5	μA
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le 1kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

⁽¹⁾ The deviation parameters V_{I(dev)} and I_{I(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on V_{I(dev)} and how it relates to the average temperature coefficient, see Temperature Coefficient

⁽²⁾ The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic Impedance.



6.12 Electrical Characteristics, TL431BI, TL432BI

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA		2483	2495	2507	mV
V _{I(dev)}	Deviation of reference input voltage over full temperature range (1)	See Figure 7-1	$V_{KA} = V_{ref}$, $I_{KA} = 10mA$			14	34	mV
A \ /	Ratio of change in			$\Delta V_{KA} = 10V - V_{ref}$		-1.4	-2.7	mV/V
ΔV _{ref} / ΔV _{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	$I_{KA} = 10$ mA $\Delta V_{KA} = 36$ V- 10V			-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	I_{KA} = 10mA, R1 = 10kΩ, F	R2 = ∞		2	4	μA
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	I _{KA} = 10mA, R1 = 10kΩ, I	R2 = ∞		0.8	2.5	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	$V_{KA} = V_{ref}$			0.4	0.7	mA
I _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	0.5	μA
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le 1kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

⁽¹⁾ The deviation parameters V_{I(dev)} and I_{I(dev)} are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on V_{I(dev)} and how it relates to the average temperature coefficient, see Temperature Coefficient.

⁽²⁾ The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic Impedance.



6.13 Electrical Characteristics, TL431BQ, TL432BQ

over recommended operating conditions, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CIRCUIT	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
V _{ref}	Reference Voltage	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA		2483	2495	2507	mV
V _{I(dev)}	Deviation of reference input voltage over full temperature range (1)	See Figure 7-1	V _{KA} = V _{ref} , I _{KA} = 10mA			14	34	mV
	Ratio of change in			ΔV_{KA} = 10V- V_{ref}		-1.4	-2.7	mV/V
ΔV _{ref} / ΔV _{KA}	reference voltage to the change in cathode voltage	See Figure 7-2	I _{KA} = 10mA	ΔV _{KA} = 36V- 10V		-1	-2	mV/V
I _{ref}	Reference Input Current	See Figure 7-2	I_{KA} = 10mA, R1 = 10kΩ, F	R2 = ∞		2	4	μΑ
I _{I(dev)}	Deviation of reference input current over full temperature range (1)	See Figure 7-2	I _{KA} = 10mA, R1 = 10kΩ, F	R2 = ∞		0.8	2.5	μА
I _{min}	Minimum cathode current for regulation	See Figure 7-1	V _{KA} = V _{ref}			0.4	0.7	mA
l _{off}	Off-state cathode current	See Figure 7-3	V _{KA} = 36V, V _{ref} = 0			0.1	0.5	μΑ
Z _{KA}	Dynamic Impedance (2)	See Figure 7-1	$V_{KA} = V_{ref}, f \le 1kHz,$ $I_{KA} = 1mA \text{ to } 100mA$			0.2	0.5	Ω

The deviation parameters $V_{l(dev)}$ and $I_{l(dev)}$ are defined as the differences between the maximum and minimum values obtained over the rated temperature range. For more details on $V_{l(dev)}$ and how it relates to the average temperature coefficient, see Temperature

Product Folder Links: TL431 TL432

⁽²⁾ The dynamic impedance is defined by $|Z_{KA}| = \Delta V_{KA}/\Delta I_{KA}$. For more details on $|Z_{KA}|$ and how it relates to V_{KA} , see Dynamic



6.14 Typical Characteristics

Data at high and low temperatures are applicable only within the recommended operating free-air temperature ranges of the various devices.




Figure 6-1. Reference Voltage vs Free-Air Temperature




Figure 6-2. Reference Current vs Free-Air Temperature




Figure 6-3. Cathode Current vs Cathode Voltage




Figure 6-4. Cathode Current vs Cathode Voltage




Figure 6-5. Off-State Cathode Current vs Free-Air Temperature




Figure 6-6. Ratio of Delta Reference Voltage to Delta Cathode Voltage vs Free-Air Temperature






Figure 6-7. Equivalent Input Noise Voltage vs
Frequency




Figure 6-8. Equivalent Input Noise Voltage Over a 10S Period




Figure 6-9. Test Circuit for Equivalent Input Noise Voltage Over a 10S Period




Figure 6-10. Small-Signal Voltage Amplification vs Frequency




Figure 6-11. Test Circuit for Voltage Amplification






Figure 6-12. Reference Impedance vs Frequency




Figure 6-13. Test Circuit for Reference Impedance




Figure 6-14. Pulse Response






Figure 6-15. Test Circuit for Pulse Response



The areas under the curves represent conditions that can cause the device to oscillate. For curves B, C, and D, R2 and V+ are adjusted to establish the initial V_{KA} and I_{KA} conditions, with C_L = 0. VBATT and C_L then are adjusted to determine the ranges of stability.


Figure 6-16. Stability Boundary Conditions for All TL431 and TL431A Devices (Except for SOT23-3, SC-70, and Q-Temp Devices)



TEST CIRCUIT FOR CURVES B, C, AND D

Figure 6-17. Test Circuits for Stability Boundary Conditions





The areas under the curves represent conditions that can cause the device to oscillate. For curves B, C, and D, R2 and V+ are adjusted to establish the initial V_{KA} and I_{KA} conditions, with C_L = 0. VBATT and C_L then are adjusted to determine the ranges of stability.

Figure 6-18. Stability Boundary Conditions for All TL431B, TL432, SOT-23, SC-70, and Q-Temp Devices




Figure 6-19. Test Circuit for Stability Boundary Conditions

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



7 Parameter Measurement Information




Figure 7-1. Test Circuit for $V_{KA} = V_{ref}$




Figure 7-2. Test Circuit for $V_{KA} > V_{ref}$




Figure 7-3. Test Circuit for Ioff


7.1 Temperature Coefficient

The deviation of the reference voltage, V_{ref} , over the full temperature range is known as $V_{I(dev)}$. The parameter of $V_{I(dev)}$ can be used to find the temperature coefficient of the device. The average full-range temperature coefficient of the reference input voltage, α_{Vref} , is defined as:

$$\left| \alpha_{\text{vref}} \right| \left(\frac{\text{ppm}}{^{\circ}\text{C}} \right) = \frac{\left(\frac{\text{V}_{\text{I(dev)}}}{\text{V}_{\text{ref}} \text{ at } 25^{\circ}\text{C}} \right) \times 10^{6}}{\Delta T_{\text{A}}}$$

where:

 $\Delta T_{\mbox{\scriptsize A}}$ is the rated operating temperature range of the device.



 α_{Vref} is positive or negative, depending on whether minimum V_{ref} or maximum V_{ref} , respectively, occurs at the lower temperature. The full-range temperature coefficient is an average and therefore any subsection of the rated operating temperature range can yield a value that is greater or less than the average. For more details on temperature coefficient, refer to the *Voltage Reference Selection Basics White Paper*.

Copyright © 2024 Texas Instruments Incorporated



7.2 Dynamic Impedance

The dynamic impedance is defined as $|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_{KA}}$. When the device is operating with two external resistors

(see Figure 6-13), the total dynamic impedance of the circuit is given by $|z'| = \frac{\Delta V}{\Delta I}$, which is approximately equal to $|Z_{KA}| \left(1 + \frac{R1}{R2}\right)$

The V_{KA} of the device can be affected by the dynamic impedance. The device test current I_{test} for V_{KA} is specified in the *Electrical Characteristics*. Any deviation from I_{test} can cause deviation on the output V_{KA} . Figure 7-4 shows the effect of the dynamic impedance on the V_{KA} .




Figure 7-4. Dynamic Impedance

8 Detailed Description

8.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications, ranging from power to signal path. This is due to its key components containing an accurate voltage reference & opamp, which are very fundamental analog building blocks. TL43xx is used in conjunction with its key components to behave as a single voltage reference, error amplifier, voltage clamp or comparator with integrated reference.

TL43xx can be operated and adjusted to cathode voltages from 2.5V to 36V, making this part optimum for a wide range of end equipments in industrial, auto, telecom & computing. In order for this device to behave as a shunt regulator or error amplifier, >1mA ($I_{min}(max)$) must be supplied in to the cathode pin. Under this condition, feedback can be applied from the Cathode and Ref pins to create a replica of the internal reference voltage.

Various reference voltage options can be purchased with initial tolerances (at 25°C) of 0.5%, 1%, and 2%. These reference options are denoted by B (0.5%), A (1.0%) and blank (2.0%) after the TL431 or TL432. TL431 & TL432 are both functionally, but have separate pinout options.

The TL43xxC devices are characterized for operation from 0°C to 70°C, the TL43xxI devices are characterized for operation from –40°C to 85°C, and the TL43xxQ devices are characterized for operation from –40°C to 125°C.

8.2 Functional Block Diagram




Figure 8-1. Equivalent Schematic




Figure 8-2. Detailed Schematic



8.3 Feature Description

TL43xx consists of an internal reference and amplifier that outputs a sink current base on the difference between the reference pin and the virtual internal pin. The sink current is produced by the internal Darlington pair, shown in the above schematic (Figure 8-2). A Darlington pair is used for this device to be able to sink a maximum current of 100mA.

When operated with enough voltage headroom (\geq 2.5V) and cathode current (I_{KA}), TL431 forces the reference pin to 2.5V. However, the reference pin can not be left floating, as it needs $I_{REF} \geq 4\mu A$ (please see *Electrical Characteristics*, *TL431C*, *TL432C*). This is because the reference pin is driven into an npn, which needs base current in order operate properly.

When feedback is applied from the Cathode and Reference pins, TL43xx behaves as a Zener diode, regulating to a constant voltage dependent on current being supplied into the cathode. This is due to the internal amplifier and reference entering the proper operating regions. The same amount of current needed in the above feedback situation must be applied to this device in open loop, servo or error amplifying implementations for it to be in the proper linear region giving TL43xx enough gain.

Unlike many linear regulators, TL43xx is internally compensated to be stable without an output capacitor between the cathode and anode. However, if it is desired to use an output capacitor Figure 6-18 can be used as a guide to assist in choosing the correct capacitor to maintain stability.

8.4 Device Functional Modes

8.4.1 Open Loop (Comparator)

When the cathode/output voltage or current of TL43xx is not being fed back to the reference/input pin in any form, this device is operating in open loop. With proper cathode current (Ika) applied to this device, TL43xx will have the characteristics shown in Figure 9-2. With such high gain in this configuration, TL43xx is typically used as a comparator. With the reference integrated makes TL43xx the prefered choice when users are trying to monitor a certain level of a single signal.

8.4.2 Closed Loop

When the cathode/output voltage or current of TL43xx is being fed back to the reference/input pin in any form, this device is operating in closed loop. The majority of applications involving TL43xx use it in this manner to regulate a fixed voltage or current. The feedback enables this device to behave as an error amplifier, computing a portion of the output voltage and adjusting it to maintain the desired regulation. This is done by relating the output voltage back to the reference pin in a manner to make it equal to the internal reference voltage, which can be accomplished via resistive or direct feedback.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



9 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

As this device has many applications and setups, there are many situations that this datasheet can not characterize in detail. The linked application notes will help the designer make the best choices when using this part.

Application note *Understanding Stability Boundary Conditions Charts in TL431, TL432 Data Sheet* (SLVA482) will provide a deeper understanding of this devices stability characteristics and aid the user in making the right choices when choosing a load capacitor. Application note *Setting the Shunt Voltage on an Adjustable Shunt Regulator* (SLVA445) assists designers in setting the shunt voltage to achieve optimum accuracy for this device.

9.2 Typical Applications

9.2.1 Comparator With Integrated Reference




Figure 9-1. Comparator Application Schematic



9.2.1.1 Design Requirements

For this design example, use the parameters listed in *Table 9-1* as the input parameters.

Table 9-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage Range	0Vto 5V
Input Resistance	10kΩ
Supply Voltage	24V
Cathode Current (lk)	5mA
Output Voltage Level	~2V- V _{SUP}
Logic Input Thresholds VIH/VIL	V _L

9.2.1.2 Detailed Design Procedure

When using TL431 as a comparator with reference, determine the following:

- Input Voltage Range
- Reference Voltage Accuracy
- · Output logic input high and low level thresholds
- · Current Source resistance

9.2.1.2.1 Basic Operation

In the configuration shown in Figure 9-1 TL431 will behave as a comparator, comparing the V_{REF} pin voltage to the internal virtual reference voltage. When provided a proper cathode current (I_K), TL43xx will have enough open loop gain to provide a quick response. This can be seen in Figure 9-2, where the R_{SUP} =10 k Ω (I_{KA} =500 μ A) situation responds much slower than R_{SUP} =1 k Ω (I_{KA} =5mA). Operation near and below I_{min} could result in low gain, leading to a slow response.

9.2.1.2.1.1 Overdrive

Slow or inaccurate responses can also occur when the reference pin is not provided enough overdrive voltage. This is the amount of voltage that is higher than the internal virtual reference. The internal virtual reference voltage will be within the range of 2.5V±(0.5%, 1.0% or 1.5%) depending on which version is being used. The more overdrive voltage provided, the faster the TL431 will respond.

For applications where TL431 is being used as a comparator, it is best to set the trip point to greater than the positive expected error (i.e. $\pm 1.0\%$ for the A version). For fast response, setting the trip point to $\pm 1.0\%$ of the internal $\pm 1.0\%$ internal $\pm 1.0\%$ for the A version).

For minimal voltage drop or difference from Vin to the ref pin, it is recommended to use an input resistor $<10k\Omega$ to provide Iref.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

9.2.1.2.2 Output Voltage and Logic Input Level

For TL431 to properly be used as a comparator, the logic output must be readable by the receiving logic device. This is accomplished by knowing the input high and low level threshold voltage levels, typically denoted by V_{IH} & V_{IL} .

As seen in Figure 9-2, TL431's output low level voltage in open-loop/comparator mode is ~2 V, which is typically sufficient for 5V supplied logic. However, would not work for 3.3V& 1.8Vsupplied logic. To accommodate this a resistive divider can be tied to the output to attenuate the output voltage to a voltage legible to the receiving low voltage logic device.

TL431's output high voltage is equal to V_{SUP} due to TL431 being open-collector. If V_{SUP} is much higher than the receiving logic's maximum input voltage tolerance, the output must be attenuated to accommodate the outgoing logic's reliability.

When using a resistive divider on the output, be sure to make the sum of the resistive divider (R1 & R2 in Figure 9-1) is much greater than R_{SUP} to not interfere with TL431's ability to pull close to V_{SUP} when turning off.

9.2.1.2.2.1 Input Resistance

TL431 requires an input resistance in this application to source the reference current (I_{REF}) needed from this device to be in the proper operating regions while turning on. The actual voltage seen at the ref pin will be $V_{REF}=V_{IN}-I_{REF}*R_{IN}$. Since I_{REF} can be as high as $4\mu A$ it is recommended to use a resistance small enough that will mitigate the error that I_{REF} creates from V_{IN} .

9.2.1.3 Application Curve




Figure 9-2. Output Response With Various Cathode Currents



9.2.2 Shunt Regulator/Reference




Figure 9-3. Shunt Regulator Schematic

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 9-1 as the input parameters.

 DESIGN PARAMETER
 EXAMPLE VALUE

 Reference Initial Accuracy
 1.0 %

 Supply Voltage
 24V

 Cathode Current (Ik)
 5mA

 Output Voltage Level
 2.5V- 36V

 Load Capacitance
 10μF

 Feedback Resistor Values and Accuracy (R1 & R2)
 10kΩ

Table 9-2. Design Parameters

9.2.2.2 Detailed Design Procedure

When using TL431 as a Shunt Regulator, determine the following:

- · Input Voltage Range
- · Temperature Range
- Total Accuracy
- Cathode Current
- Reference Initial Accuracy
- Output Capacitance

9.2.2.2.1 Programming Output/Cathode Voltage

In order to program the cathode voltage to a regulated voltage a resistive bridge must be shunted between the cathode and anode pins with the mid point tied to the reference pin. This can be seen in Figure 9-3, with R1 & R2 being the resistive bridge. The cathode/output voltage in the shunt regulator configuration can be approximated by the equation shown in Figure 9-3. The cathode voltage can be more accurated determined by taking in to account the cathode current:

In order for this equation to be valid, TL43xx must be fully biased so that it has enough open loop gain to mitigate any gain error. This can be done by meeting the Imin spec denoted in *Electrical Characteristics*, *TL431C*, *TL432C*.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

9.2.2.2.2 Total Accuracy

When programming the output above unity gain ($V_{KA}=V_{REF}$), TL43xx is susceptible to other errors that may effect the overall accuracy beyond V_{REF} . These errors include:

- · R1 and R2 accuracies
- V_{I(dev)} Change in reference voltage over temperature
- $\Delta \dot{V}_{REF}$ / ΔV_{KA} Change in reference voltage to the change in cathode voltage
- |z_{KA}| Dynamic impedance, causing a change in cathode voltage with cathode current

Worst case cathode voltage can be determined taking all of the variables in to account. Application note *Setting the Shunt Voltage on an Adjustable Shunt Regulator* (SLVA445) assists designers in setting the shunt voltage to achieve optimum accuracy for this device.

9.2.2.2.3 Stability

Though TL43xx is stable with no capacitive load, the device that receives the shunt regulator's output voltage could present a capacitive load that is within the TL43xx region of stability, shown in Figure 6-16 and Figure 6-18. Also, designers may use capacitive loads to improve the transient response or for power supply decoupling. When using additional capacitance between Cathode and Anode, refer to Figure 6-16 and Figure 6-18. Also, application note *Understanding Stability Boundary Conditions Charts in TL431, TL432 Data Sheet* (SLVA482) will provide a deeper understanding of this devices stability characteristics and aid the user in making the right choices when choosing a load capacitor.

9.2.2.2.4 Start-Up Time

As shown in Figure 9-4, TL43xx has a fast response up to ~2Vand then slowly charges to its programmed value. This is due to the compensation capacitance (shown in Figure 6-18) the TL43xx has to meet its stability criteria. Despite the secondary delay, TL43xx still has a fast response suitable for many clamp applications.

9.2.2.3 Application Curve





Figure 9-4. TL43xx Start-Up Response



9.3 System Examples



A. R should provide cathode current ≥1mA to the TL431 at minimum V_(BATT).

Figure 9-5. Precision High-Current Series Regulator




Figure 9-6. Output Control of a Three-Terminal Fixed Regulator





Figure 9-7. High-Current Shunt Regulator



A. Refer to the stability boundary conditions in Figure 6-16 and Figure 6-18 to determine allowable values for C.

Figure 9-8. Crowbar Circuit





Figure 9-9. Precision 5V, 1.5A Regulator



A. R_b should provide cathode current ≥1mA to the TL431.

Figure 9-10. Efficient 5V Precision Regulator





Figure 9-11. PWM Converter With Reference





A. Select R3 and R4 to provide the desired LED intensity and cathode current ≥1mA to the TL431 at the available V_{I(BATT)}.

Figure 9-12. Voltage Monitor




Figure 9-13. Delay Timer




Figure 9-14. Precision Current Limiter




Figure 9-15. Precision Constant-Current Sink

9.4 Power Supply Recommendations

When using TL43xx as a Linear Regulator to supply a load, designers will typically use a bypass capacitor on the output/cathode pin. When doing this, be sure that the capacitance is within the stability criteria shown in Figure 6-16 and Figure 6-18.

In order to not exceed the maximum cathode current, be sure that the supply voltage is current limited. Also, be sure to limit the current being driven into the Ref pin, as not to exceed its absolute maximum rating.

For applications shunting high currents, pay attention to the cathode and anode trace lengths, adjusting the width of the traces to have the proper current density.

9.5 Layout

9.5.1 Layout Guidelines

Bypass capacitors should be placed as close to the part as possible. Current-carrying traces need to have widths appropriate for the amount of current they are carrying; in the case of the TL43xx, these currents will be low.

9.5.2 Layout Example





Figure 9-16. DBZ Layout Example

10 Device and Documentation Support

10.1 Device Nomenclature

TI assigns suffixes and prefixes to differentiate all the combinations of the TL43x family. The Eco Plan designator is a legacy designator that was used to differentiate Pb-free and Green devices. More details and possible orderable combinations are located on the Package Option Addendum in Mechanical, Packaging, and Orderable Information.



10.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

TECHNICAL TOOLS & SUPPORT & **PARTS** PRODUCT FOLDER SAMPLE & BUY **DOCUMENTS** SOFTWARE COMMUNITY TL431 Click here Click here Click here Click here Click here TL432 Click here Click here Click here Click here Click here

Table 10-1. Related Links

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.



10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

C	hanges from Revision R (August 2023) to Revision S (May 2024)	Page
	Updated pinout diagrams	
C	hanges from Revision Q (July 2022) to Revision R (August 2023)	Page
•	Updated Applications section links	1
•	Updated Description section	1
•	Removed KTP package	4
•	Added detailed Temperature Coefficient and Dynamic Impedance sections	19
•	Updated Applications section	
•	Updated LP package in <i>Device Nomenclature</i> figure	32
C	hanges from Revision P (November 2018) to Revision Q (July 2022)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	
•	Corrected the device names in the <i>Pin Functions</i> table	
C	hanges from Revision O (January 2015) to Revision P (November 2018)	Page
•	Added text to the <i>Description</i> section	1
•	Added TL43x Device Comparison Table	
•	Added TL43x Device Nomenclature section	
C	hanges from Revision N (January 2014) to Revision O (January 2015)	Page
•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information, Feature Description section, Device Functional Modes, Application and Implementation section, Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	n, <i>Power</i>

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





www.ti.com 4-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL431ACD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	431AC	Samples
TL431ACDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(TACG, TACJ, TACS)	Samples
TL431ACDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(TACG, TACJ, TACU)	Samples
TL431ACDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(TAC3, TACG, TACS, TACU)	Samples
TL431ACDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TAC3	Samples
TL431ACDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(TAC3, TACG, TACS, TACU)	Samples
TL431ACDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TAC3	Samples
TL431ACDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	(T4S, T4U)	Samples
TL431ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	431AC	Samples
TL431ACDRG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	431AC	
TL431ACLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	TL431AC	Samples
TL431ACLPM	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	TL431AC	Samples
TL431ACLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	TL431AC	Samples
TL431ACP	ACTIVE	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	TL431ACP	Samples
TL431ACPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 70	4A	Samples
TL431ACPSR	ACTIVE	SO	PS	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T431A	Samples
TL431ACPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T431A	Samples
TL431AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	431AI	Samples
TL431AIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(TAIG, TAIJ, TAIS)	Samples





www.ti.com 4-Oct-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL431AIDBVRG4	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 85	TAIG	
TL431AIDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(TAIG, TAIJ, TAIU)	Samples
TL431AIDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T3AG, TAI3, TAIS, TAIU)	Samples
TL431AIDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TAI3	Samples
TL431AIDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T3AG, TAI3, TAIS, TAIU)	Samples
TL431AIDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TAI3	Samples
TL431AIDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T5U	Samples
TL431AIDCKRE4	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI	-40 to 85		Samples
TL431AIDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T5U	Samples
TL431AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	431AI	Samples
TL431AIDRG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	431AI	
TL431AILP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	TL431AI	Samples
TL431AILPM	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	TL431AI	Samples
TL431AILPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	TL431AI	Samples
TL431AIPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	4B	Samples
TL431AQDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(TAQG, TAQJ, TAQU)	Samples
TL431AQDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(TAQG, TAQJ, TAQU)	Samples
TL431AQDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(TAQ3, TAQG, TAQS, TAQU)	Samples
TL431AQDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TAQS	Samples
TL431AQDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(TAQG, TAQS, TAQU)	Samples





4-Oct-2024 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL431AQDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TAQS	Samples
TL431AQDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T7U	Samples
TL431AQDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T7U	Samples
TL431AQPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	4D	Samples
TL431BCD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T431B	Samples
TL431BCDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T3GG, T3GJ, T3GU)	Samples
TL431BCDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T3GG, T3GJ, T3GU)	Samples
TL431BCDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T3G3, T3GG, T3GS, T3GU)	Samples
TL431BCDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T3G3	Samples
TL431BCDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T3G3, T3GG, T3GS, T3GU)	Samples
TL431BCDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T3G3	Samples
TL431BCDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T2U	Samples
TL431BCDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T2U	Samples
TL431BCDE4	ACTIVE	SOIC	D	8	75	TBD	Call TI	Call TI	0 to 70		Samples
TL431BCDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T431B	Samples
TL431BCLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	T431B	Samples
TL431BCLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	T431B	Samples
TL431BCPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 70	4C	Samples
TL431BID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Z431B	Samples
TL431BIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T3FG, T3FJ, T3FU)	Samples





Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL431BIDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T3FG, T3FJ, T3FU)	Samples
TL431BIDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T3F3, T3FG, T3FS, T3FU)	Samples
TL431BIDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T3F3	Samples
TL431BIDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T3F3, T3FG, T3FS, T3FU)	Samples
TL431BIDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T3F3	Samples
TL431BIDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T3U	Samples
TL431BIDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T3U	Samples
TL431BIDE4	ACTIVE	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 85		Samples
TL431BIDG4	ACTIVE	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 85		Samples
TL431BIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	Z431B	Samples
TL431BIDRG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	Z431B	
TL431BILP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	Z431B	Samples
TL431BILPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	Z431B	Samples
TL431BIP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI	-40 to 85	TL431BIP	
TL431BIPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	41	Samples
TL431BQD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T431BQ	Samples
TL431BQDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(T3HJ, T3HU)	Samples
TL431BQDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(T3HJ, T3HU)	Samples
TL431BQDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(T3H3, T3HG, T3HS, T3HU)	Samples
TL431BQDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	T3HS	Samples
TL431BQDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(T3HG, T3HS, T3HU)	Samples





www.ti.com 4-Oct-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL431BQDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	T3HS	Samples
TL431BQDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T8U	Samples
TL431BQDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T8U	Samples
TL431BQDE4	ACTIVE	SOIC	D	8	75	TBD	Call TI	Call TI	-40 to 125		Samples
TL431BQDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T431BQ	Samples
TL431BQDRG4	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125		Samples
TL431BQLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	T431BQ	Samples
TL431BQLPM	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	T431BQ	Samples
TL431BQLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	T431BQ	Samples
TL431BQPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	ЗН	Samples
TL431CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL431C	Samples
TL431CDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T3CG, T3CJ, T3CS)	Samples
TL431CDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T3CG, T3CJ, T3CS)	Samples
TL431CDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T3C3, T3CG, T3CS, T3CU)	Samples
TL431CDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	T3C3	Samples
TL431CDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T3CG, T3CS, T3CU)	Samples
TL431CDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	T3CS	Samples
TL431CDG4	ACTIVE	SOIC	D	8	75	TBD	Call TI	Call TI	0 to 70		Samples
TL431CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	TL431C	Samples
TL431CDR-J	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TL431C	Samples





www.ti.com 4-Oct-2024

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TL431CDRG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	0 to 70	TL431C	
TL431CLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	TL431C	Samples
TL431CLP-Z	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type		TL431C	Samples
TL431CLPM	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	TL431C	Samples
TL431CLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 70	TL431C	Samples
TL431CPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 70	43	Samples
TL431CPKE6	ACTIVE	SOT-89	PK	3	1000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	0 to 70	43	Samples
TL431CPSR	OBSOLETE	SO	PS	8		TBD	Call TI	Call TI	0 to 70	T431	
TL431ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TL431I	Samples
TL431IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T3IG, T3IJ, T3IS)	Samples
TL431IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T3IG, T3IJ, T3IU)	Samples
TL431IDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(T3I3, T3IG, T3IS, T3IU)	Samples
TL431IDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	T3IS	Samples
TL431IDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(T3IG, T3IS, T3IU)	Samples
TL431IDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	T3IS	Samples
TL431IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	TL431I	Samples
TL431IDRG4	OBSOLETE	SOIC	D	8		TBD	Call TI	Call TI	-40 to 85	TL431I	
TL431ILP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	TL431I	Samples
TL431ILPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 85	TL431I	Samples
TL431IP	OBSOLETE	PDIP	Р	8		TBD	Call TI	Call TI	-40 to 85	TL431IP	
TL431IPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	31	Samples





Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL431IPK3	ACTIVE	SOT-89	PK	3	1000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	-40 to 85	31	Samples
TL431QD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T431Q	Samples
TL431QDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(T3QG, T3QJ, T3QU)	Samples
TL431QDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(T3QG, T3QJ, T3QU)	Samples
TL431QDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(T3Q3, T3QG, T3QS, T3QU)	Samples
TL431QDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	T3QS	Samples
TL431QDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(T3QG, T3QS, T3QU)	Samples
TL431QDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	T3QS	Samples
TL431QDCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM -40 to 125		T6U	Samples
TL431QDCKT	ACTIVE	SC70	DCK	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T6U	Samples
TL431QDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T431Q	Samples
TL431QPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	3Q	Samples
TL432ACDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T4BG, T4BJ, T4BU)	Samples
TL432ACDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(T4B3, T4BG, T4BS, T4BU)	Samples
TL432ACDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	T4BS	Samples
TL432ACDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(T4BG, T4BS, T4BU)	Samples
TL432ACDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	T4BS	Samples
TL432AIDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM -40 to 8		(T4AG, T4AJ, T4AU)	Samples
TL432AIDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T4A3, T4AG, T4AS, T4AU)	Samples





Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL432AIDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T4A3	Samples
TL432AIDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T4A3, T4AG, T4AS, T4AU)	Samples
TL432AIDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T4A3	Samples
TL432AIPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	2E	Samples
TL432AQDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(T4DJ, T4DU)	Samples
TL432AQDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	(T4DJ, T4DU)	Samples
TL432AQDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(T4D3, T4DG, T4DS, T4DU)	Samples
TL432AQDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	T4DS	Samples
TL432AQDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(T4DG, T4DS, T4DU)	Samples
TL432AQDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	T4DS	Samples
TL432AQPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	2F	Samples
TL432BCDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(TBCJ, TBCU)	Samples
TL432BCDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(TBCG, TBCS, TBCU)	Samples
TL432BCDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	TBCS	Samples
TL432BCDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(TBCG, TBCS, TBCU)	Samples
TL432BCDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	TBCS	Samples
TL432BCPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 70	2G	Samples
TL432BIDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T4F3, T4FG, T4FS, T4FU)	Samples
TL432BIDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T4F3	Samples
TL432BIDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T4F3, T4FG, T4FS, T4FU)	Samples





Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TL432BIDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T4F3	Samples
TL432BIPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	2H	Samples
TL432BQDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(T4H3, T4HS, T4HU)	Samples
TL432BQPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	2J	Samples
TL432CDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	(T4CG, T4CJ, T4CU)	Samples
TL432CDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(T4CG, T4CS, T4CU)	Samples
TL432CDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	T4CS	Samples
TL432CPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR 0 to 70		2A	Samples
TL432IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	(T4IG, T4IJ, T4IU)	Samples
TL432IDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(T4IG, T4IS, T4IU)	Samples
TL432IDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	T4IS	Samples
TL432IDBZT	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(T4IG, T4IS, T4IU)	Samples
TL432IDBZTG4	ACTIVE	SOT-23	DBZ	3	250	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	T4IS	Samples
TL432IPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	2B	Samples
TL432QDBZR	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(T4QG, T4QS, T4QU)	Samples
TL432QDBZRG4	ACTIVE	SOT-23	DBZ	3	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	T4QS	Samples
TL432QPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	2C	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

PACKAGE OPTION ADDENDUM

www.ti.com 4-Oct-2024

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL431, TL432:

Automotive: TL431-Q1, TL432-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 13-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL431ACDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431ACDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431ACDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431ACDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431ACDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL431ACDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431ACDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431ACDCKR	SC70	DCK	6	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TL431ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL431ACPSR	so	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
TL431ACPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TL431AIDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TL431AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431AIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431AIDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431AIDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL431AIDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL431AIDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431AIDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431AIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431AIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL431AIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL431AQDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431AQDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431AQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431AQDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431AQDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431AQDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431AQDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431AQDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431AQPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL431BCDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431BCDBVT	SOT-23	DBV	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL431BCDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431BCDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BCDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BCDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BCDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL431BCDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BCDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431BCDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431BCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL431BCPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL431BIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431BIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431BIDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BIDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BIDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL431BIDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BIDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BIDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431BIDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431BIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL431BIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL431BQDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431BQDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL431BQDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431BQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BQDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BQDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL431BQDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BQDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431BQDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431BQDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431BQDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL431CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431CDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431CDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TL431CDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431CDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431CDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431CDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL431CDR-J	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL431CPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL431CPKE6	SOT-89	PK	3	1000	180.0	13.0	4.91	4.52	1.9	8.0	12.0	Q3
TL431IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431IDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431IDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431IDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431IDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431IDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL431IDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL431IPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL431QDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431QDBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL431QDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431QDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431QDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431QDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL431QDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL431QDCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431QDCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TL431QDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TL432ACDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL432ACDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL432ACDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432ACDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432ACDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL432ACDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432ACDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL432AIDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AIDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AIDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL432AIDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AIDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL432AQDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL432AQDBVR	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL432AQDBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL432AQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AQDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AQDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AQDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL432AQDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432AQPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL432BCDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL432BCDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL432BCDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BCDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BCDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL432BCDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BCDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BCPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL432BIDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BIDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BIDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL432BIDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BIDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL432BQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432BQPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL432CDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL432CDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432CDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432CPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL432IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TL432IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TL432IDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432IDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432IDBZT	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432IDBZT	SOT-23	DBZ	3	250	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL432IDBZTG4	SOT-23	DBZ	3	250	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432IPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
TL432QDBZR	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432QDBZR	SOT-23	DBZ	3	3000	178.0	9.0	3.15	2.77	1.22	4.0	8.0	Q3
TL432QDBZRG4	SOT-23	DBZ	3	3000	180.0	8.4	2.9	3.35	1.35	4.0	8.0	Q3
TL432QPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL431ACDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431ACDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431ACDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431ACDBZRG4	SOT-23	DBZ	3	3 3000 210.0 185.0		185.0	35.0
TL431ACDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL431ACDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431ACDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431ACDCKR	SC70	DCK	6	3000	183.0	183.0	20.0
TL431ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL431ACPSR	so	PS	8	2000	356.0	356.0	35.0
TL431ACPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
TL431AIDBVR	SOT-23	DBV	5	3000	183.0	183.0	20.0
TL431AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431AIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431AIDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431AIDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431AIDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL431AIDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL431AIDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431AIDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TL431AIDCKT	SC70	DCK	6	250	200.0	183.0	25.0
TL431AIDR	SOIC	D	8	2500	353.0	353.0	32.0
TL431AIPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL431AQDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431AQDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431AQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431AQDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431AQDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431AQDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431AQDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TL431AQDCKT	SC70	DCK	6	250	200.0	183.0	25.0
TL431AQPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL431BCDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431BCDBVT	SOT-23	DBV	5	250	203.0	203.0	35.0
TL431BCDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431BCDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431BCDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431BCDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431BCDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL431BCDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431BCDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TL431BCDCKT	SC70	DCK	6	250	200.0	183.0	25.0
TL431BCDR	SOIC	D	8	2500	353.0	353.0	32.0
TL431BCPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL431BIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431BIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431BIDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431BIDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431BIDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL431BIDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431BIDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431BIDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TL431BIDCKT	SC70	DCK	6	250	203.0	203.0	35.0
TL431BIDR	SOIC	D	8	2500	353.0	353.0	32.0
TL431BIPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL431BQDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431BQDBVT	SOT-23	DBV	5	250	200.0	183.0	25.0
TL431BQDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431BQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431BQDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431BQDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL431BQDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431BQDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431BQDCKR	SC70	DCK	6	3000	200.0	183.0	25.0
TL431BQDCKT	SC70	DCK	6	250	203.0	203.0	35.0
TL431BQDR	SOIC	D	8	2500	353.0	353.0	32.0
TL431CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431CDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431CDBVT	SOT-23	DBV	5	250	183.0	183.0	20.0
TL431CDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431CDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431CDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431CDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431CDR	SOIC	D	8	2500	340.5	338.1	20.6
TL431CDR-J	SOIC	D	8	2500	340.5	338.1	20.6
TL431CPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL431CPKE6	SOT-89	PK	3	1000	182.0	182.0	20.0
TL431IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431IDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431IDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431IDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431IDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431IDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL431IDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431IDR	SOIC	D	8	2500	353.0	353.0	32.0
TL431IPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL431QDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL431QDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TL431QDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431QDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL431QDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431QDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL431QDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL431QDCKR	SC70	DCK	6	3000	203.0	203.0	35.0
TL431QDCKT	SC70	DCK	6	250	203.0	203.0	35.0
TL431QDR	SOIC	D	8	2500	353.0	353.0	32.0
TL432ACDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL432ACDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TL432ACDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432ACDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432ACDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL432ACDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432ACDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL432AIDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432AIDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432AIDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL432AIDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432AIDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432AIPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL432AQDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL432AQDBVR	SOT-23	DBV	5	3000	203.0	203.0	35.0
TL432AQDBVT	SOT-23	DBV	5	250	210.0	185.0	35.0
TL432AQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432AQDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432AQDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432AQDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL432AQDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432AQPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL432BCDBVR	SOT-23	DBV	5	3000	200.0	183.0	25.0
TL432BCDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL432BCDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432BCDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432BCDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL432BCDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432BCDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432BCPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL432BIDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432BIDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432BIDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL432BIDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432BIDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432BIPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL432BQDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432BQPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL432CDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL432CDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432CDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432CPK	SOT-89	PK	3	1000	340.0	340.0	38.0
TL432IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TL432IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TL432IDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432IDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432IDBZT	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432IDBZT	SOT-23	DBZ	3	250	180.0	180.0	18.0
TL432IDBZTG4	SOT-23	DBZ	3	250	210.0	185.0	35.0
TL432IPK	SOT-89	PK	3	1000	340.0	340.0	38.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TL432QDBZR	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432QDBZR	SOT-23	DBZ	3	3000	180.0	180.0	18.0
TL432QDBZRG4	SOT-23	DBZ	3	3000	210.0	185.0	35.0
TL432QPK	SOT-89	PK	3	1000	340.0	340.0	38.0

www.ti.com 13-Oct-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TL431ACD	D	SOIC	8	75	507	8	3940	4.32
TL431ACP	Р	PDIP	8	50	506	13.97	11230	4.32
TL431AID	D	SOIC	8	75	507	8	3940	4.32
TL431BCD	D	SOIC	8	75	507	8	3940	4.32
TL431BID	D	SOIC	8	75	507	8	3940	4.32
TL431BQD	D	SOIC	8	75	507	8	3940	4.32
TL431CD	D	SOIC	8	75	507	8	3940	4.32
TL431ID	D	SOIC	8	75	507	8	3940	4.32
TL431QD	D	SOIC	8	75	507	8	3940	4.32





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.







- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC registration TO-236, except minimum foot length.

- 4. Support pin may differ or may not be present.
- 5. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



PK (R-PSSO-F3)

PLASTIC SINGLE-IN-LINE PACKAGE



NOTES:

All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- The center lead is in electrical contact with the tab.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.15 per side.
- Thermal pad contour optional within these dimensions.
- Falls within JEDEC T0-243 variation AA, except minimum lead length, pin 2 minimum lead width, minimum tab width.



PK (R-PDSO-G3)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040001-2/F



TO-92 - 5.34 mm max height

TO-92



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area.4. Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.
 b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.



TO-92





TO-92





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated