


#### 1. Features

- n RDS(ON), Vgs@1.8V, Ids@2.0A = 75mΩ
- n RDS(ON), Vgs@2.5V, Ids@3.5A = 38mΩ
- n RDS(ON), Vgs@4.0V, Ids@4.5A =  $30m\Omega$
- n RDS(ON), Vgs@4.5V, Ids@4.5A =  $28m\Omega$
- n RDS(ON), Vgs@10V, Ids@5.0A = 25mΩ
- n Advanced trench process technology
- n High Density Cell Design For Ultra Low On-Resistance
- n High Power and Current handing capability
- n Ideal for Li ion battery pack applications

#### 2. Pin information



### 3. Maximum Ratings and Thermal Characteristics

 $(T_A = 25^{\circ}C)$  unless otherwise noted)

Parameter		Symbol	Limit	Umit	
Drain-Source Voltage		V <sub>DS</sub>	20	V	
Gate-Source Voltage		V <sub>GS</sub>	±12		
Continuous Drain Current <sup>1</sup>		I <sub>D</sub>	5	А	
Pulsed Drain Current <sup>2</sup>		I <sub>DM</sub>	20		
Maximum Power Dissipation	TA = 25°C	D	2	W	
	TA = 75°C	$P_{D}$	1.28		
Operating Junction and Storage Temperature Range		T <sub>j1</sub> T <sub>stg</sub>	-55 to 150	°C	
Junction-to-Ambient Thermal Resistance (PCB mounted) <sup>3</sup>		R <sub>OUA</sub> 62.5		°C/W	

Note: 1. Fused current that based on wire numbers and diameter

- 2. Repetitive Rating: Pulse width limited by the maximum junction temperature
- 3. 1-in<sup>2</sup> 2oz Cu PCB board




## 4. ELECTRICAL CHARACTERISTICS


		T .							
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit			
Static									
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	$V_{GS} = 0V, I_{D} = 250uA$	20			V			
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	$V_{GS} = 1.8V, I_D = 2.0A$		53.0	75.0	mΩ			
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	$V_{GS} = 2.5V, I_D = 3.5A$		30.0	38.0				
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 4.0V,I <sub>D</sub> = 4.5A		23.0	30.0				
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 4.5V,I <sub>D</sub> = 4.5A		22.0	28.0				
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	$V_{GS} = 10V, I_D = 5.0A$		20.0	25.0				
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{GS} = VGS, I_D = 250uA$	0.5	0.75	1	V			
Zero Gate Voltage drain Current	I <sub>DSS</sub>	$V_{GS} = 20V, V_{GS} = 0V$			1	uA			
Gate Body Leakage	I <sub>GSS</sub>	$V_{GS} = \pm 12V, V_{DS} = 0V$			±100	nA			
Dynamic <sup>3</sup>									
Total Gate Charge	$Q_{G}$	$V_{DS} = 10V, I_{D} = 6A$ $V_{GS} = 4.5V$		6.24	8.11	nC			
Gate-Source Charge	Q <sub>GS</sub>			1.64	2.13				
Gate-Drain Charge	Q <sub>GB</sub>			1.34	1.74				
Tum-On Delay Time	T <sub>d(on)</sub>	V <sub>DD</sub> = 10V,I <sub>D</sub> = 6A		10.4	20.8	ns			
Tum-On Rise Time	Tr			4.4	8.8				
Tum-Off Delay Time	T <sub>d(off)</sub>	$I_D = 1A, V_{GS} = 4.5V$		27.36	54.72				
Tum-Off Fall Time	T <sub>f</sub>			4.16	8.32				
Input Capacitance	C <sub>iss</sub>			522.3		pF			
Output Capacitance	Coss	$V_{DS} = 8V, V_{GS} = 0V$ f =1.0MHz		98.48					
Reverse Transfer Capacitance	Crss	1		74.69					
Source-Drain Diode									
Max.Diode Forward Current	Is				1.7	Α			
Diode Forward Voltage	V <sub>SD</sub>	$I_{S} = 1.7A, V_{GS} = 0V$		0.74		V			
N. D. 1		20/							


Note: Pulse test: pulse width <= 300us, duty cycle<= 2%
3. Guaranteed by design; not subject to production testing





# 5. Typical Characteristics Curves (Ta=25°C, unless otherwise note)



























Fig. 9 Maximum Safe Operating Area



Vns - Drain-to-Source Voltage (V)

