

MP - I - 01


★

MP - in PC, mobile, remote → cause there is programming
- not in fan, life → no programming

Executes the program

- ④ Why not study i-Z? Does a traffic light have a com-i-Z?
- ④ Progress: 8085 → 8086 → 80186
 286
 386
- ④ MP in PC → CPU → inside the fan

Computer System



④ In 8086, memory is RAM &
ROM, not the secondary memories.

floppy disc

CD

⑤ Memory stores data ←
↓
image
song
movie
how? series of 0s and 1s.

Instruction cycle :


1) Fetch instr. from memory

2) Decode:

fetched instr. is 0s and 1s.
understanding the 0s and 1s.

$a = b + c ; \text{HLL} \xrightarrow{\text{Compiler}}$

ADD B, C ; assembly lang.



3) Executing

Few basics


<u>Dec</u>	<u>Hex</u>	<u>Bin</u>
0	0 H	0
:	:	:
9	9 H	1001
A		
:		
F		

up uses Hex. system cause more information can be stored.

ex: for a 4-bit system,

decimal max 9999
hex max FFFF
so, more info. in hex system.

Hex to Bin



8 bit nums

<u>00 H</u>
:
FF H

16 bit num's

<u>0000 H</u>
:
FFFF H

Power of 2

$$2^{10} = 1K$$

$$2^{11} = 2 \times 1K = 2K$$

$$2^{12} = 2^2 \times 1K = 4K$$

$$2^{13} = 2^3 \times 1K = 8K$$

$$\vdots$$


$$2^{20} = 1K \times 1K = 1M$$

$$2^{24} = 2^4 \times 1M = 16M$$

$$2^{30} = 2 \times 1K \times 1K \times 1K = 1G$$

$$2^{40} = 1T$$

$$2^{32} = 4G$$




4 bit lines — 4 lines in bus

8 ~ ~ ~ 8 ~ ~

Pipelining

- What makes it faster?
why 2.6 GHz, 3.6 GHz these days?
- Ans is Pipelining
- 8086 → 1st processor to introduce pipelining



- That's why - 2 units in 8086 architecture : one for Fetching, one for executing

- this is 2 staged pipelining

Disadvantages :

- 1) If a instruction needs its previous one's output for execution, it can't start until the previous one is finished.
- 2) Branching: If instr. 1's execution tells us to go to instruction 8, and we fetch instr. 2 meanwhile, it has to be discarded. (ex: if-else)

Branch issue solution :


- Branch prediction algorithm
- decides whether it will branch or not based on previous many decisions.
(8086 doesn't implement it)

8086 memory banking

- 20 bit address bus

- so, memory size = $2^{20} = 1M$

- 1 memory location contains 1 byte
of data





- problem? → mem

we want to transfer this data 3412 in one cycle. But we can't generate two addresses in one cycle.

- ~~Stupid soln:~~

- Soln: We want to access 16 bit i.e. 2 bytes of data in a cycle. So, have 2 memory chips.



- We can choose addr 00000 H and 00001 H together. So do we can 00002 H and 00003 H.

- A_0 selects which bank to choose
- $A_1 - A_9$ selects the memory location.
- Same mem. location is selected in both banks. That's why $00001H$ and $00002H$ aren't selected together.
- $A_0 = 0 \therefore LB$ selected
- $A_0 = 1 \therefore LB$ not selected


$\overline{BHE} = 0 \therefore HB$ selected

\overline{BHE}	A_0	operation
0	0	R/W 16 bit from both banks
0	1	R/W 8 bit from HB
1	0	R/W 8 bit from LB
1	1	None (idle)

that's the benefit of banking.
we can access either LB/HB/both.


Memory Segmentation

- 4 segments




- this is the birth of concept of files. In 1970, no computer had files & folders. But files evolved and file is basically a modern version of segments.

- 1 MB memory = 20 bit address
this 20 bit addr. is physical addr.
or actual addr. But, while
programming, we need a byte
compatible address / 16-bit addr.



- every time, u don't give both SA and offset. you give SA at first, then give only offset address.
- 8085 didn't have segmentation. Why?
(cause 16-bit address)
- Why segments don't overwrite?
cause, if you keep increasing the offset addr., it will reach FFFF at one point and u can't go further. If you could, there'd

be overwrite.




- max. range of a segment

$$0000\text{H} \rightarrow \text{FFFF H}$$

max size of segment = $2^{16} = 64\text{ k}$
(Not all segments are 64k)

- Registers

8086



In short: CS - stores code segment's segment addn.

IP - code segment offset address.

- you give up the segment addn. and offset addn. It's the job of up to convert them to physical address cause up will send PA by 20-bit addr. bus to mem.
- $PA = \text{seg addr.} \times 10 + \text{offset}$
 $= CS \times 10 + IP$

} does this calculation
- If SS = 3000 H, from what physical address, stack segment starts?
= 30000 H

- want to start stack segment

at → 52350 →

SS
5235

31430 → 3143

52945 →

22
..

(possible)

NO!



need to be 10's multiple

- so, if a segment ends at 52340, the next segment can start at 52350. How?

5234

 DS

52340
52341

4⁹

4^A

4^B

4^C

4^D

4^E

4^F

52350 ← next segment

min size of
a segment
(16 byte) / (10 H)


cause the next segment can't
start at 52341 on 52342, ...
need to be 10's multiple.

- SP and BP


- after push and pop, SP ↑ or ↓
SP points to top of stack.
but BP is used for random
access of stack.
- BP can point anywhere on
stack.
- ex: incoming sms in phone.

- Push, Pop

push BX



POP BX



BH ← SS:[SP]

BL ← SS:[SP+1]

SP ← SP + 2

ss:[SP-1] ← BH


ss:[SP-2] ← BL

SP ← SP - 2


L-04

Internal Architecture

④



: Arithmetic circuit



- Ⓐ Inst. Q is of 6 bytes, not 6 instn.
instructions can be of different sizes.
- Ⓐ When 2 bytes location of in Q is free, next 2 bytes of instructions are fetched. If 1 byte is free, nothing will happen.
- Ⓐ If a half of instr. comes within 2 bytes, any problem?
 - No, cause when it reaches bottom of Q, it will be a full instructions.
- Ⓐ control section → decodes the instruction


for Mov BL, 04 H

control section triggers BL to load value 04 H

for Add BL, CL

control section sends add signal to ALU

② operand registers (16 bit)
flag registers (16 bit)



Flags Registers

③ Use slide

④ sign bit - MSB \rightarrow sign flag

- 8 bit unsigned numbers
0 - 255

- 8 bit signed numbers

Dec: -128 - - - 127

Hex: neg: - 80H - - - 01H

pos: 00H - - - 7FH

(

(

④ sign flag gives wrong sign in case of overflow.

If $OF = 1$, sign flag is wrong

So, never directly check the sign flag.

Ex:

$$\begin{array}{r} 42H \\ + 23H \\ \hline 65H \end{array}$$

$$\begin{array}{r} 0100 \quad 0010 \\ 0010 \quad 0011 \\ \hline 0110 \quad 0101 \end{array}$$

OF	SF	ZF	AC
0	0	0	0
PF		CF	
1	0		

$$\begin{array}{r} 37H \\ + 29H \\ \hline 60H \end{array}$$

$$\begin{array}{r} 0011 \quad 0111 \\ 0010 \quad 1001 \\ \hline 0110 \quad 0000 \end{array}$$

OF	SF	ZF	AC	PF	CF
0	0	0	1	1	0

$$\begin{array}{r} 42H \\ + 43H \\ \hline 85H \end{array}$$

$$\begin{array}{r} 0100 \quad 0010 \\ 0100 \quad 0011 \\ \hline 1000 \quad 0101 \end{array}$$

OF	SF	ZF	AC	PF	CF
1	1	0	0	0	0

A) Control flags :

- controlled by us

TF : trap flag



TF = 1
← single stepping
TF = 0



IF = Interrupt flag :

1 : interrupt enabled
0 : interrupt disabled

DF = Direction flag

1 : auto dec
0 : auto inc

ex: string copy paste



Addressing modes

: manner in which operand is given

1) Immediate $\xrightarrow{\text{data in instr.}}$ ex: mov CL, 34H

2) Register $\xrightarrow{\text{data in reg.}}$ ex: mov CL, BL
INC BX

3) Direct $\xrightarrow{\text{addr. in instr.}}$ ex: mov CL, [2000H];
CL \leftarrow DS:[2000H]

mov CX, [2000H];

CL \leftarrow DS:[2000H]

CH \leftarrow DS:[2001H]

mov [2001H], CL

DS:[2001H] \leftarrow CL

4) Indirect $\xrightarrow{\text{address in reg.}}$

it takes addr. from registers, then use that address to fetch data
So, indirect.

a) Register Indirect:


mov CL, [BX] ; CL \leftarrow DS: [BX]

mov CX, [BX] ; CL \leftarrow DS: [BX]

CH \leftarrow DS: [BX+1]

Classwork

①



direct

mov CL, [5000H]

indirect

mov BX, 5000H

mov CL, [BX]

advantage:


mov $\$$ CL, [BX]

INC BX

Accessing
series of
location

in a loop, we can read
data from 5000H then from
5001H, ...

②




take data from location
2000H and put in
3000H.

Ans:] mov CL, [2000H]

] mov [3000H], CL

③ block transfer program :



mov SI, 2000H

mov DI, 3000H


(
 mov CL, [SI]
 mov [DI], CL
 loop
 INC SI
 INC DI
)

④ block inversion :

mov SI, 2000H


mov DI, 4000H

(
 mov CL, [SI]
 mov [DI], CL
 INC SI
 DEC DI
)



b) Register Relative (addr \leftarrow reg + displacement)

mov CL, [BX + 03H]



$$CL \leftarrow DS[BX + 03H]$$


c) Base indexed (addr \leftarrow base reg.
+ index reg)

mov CL, [BX + SI]

$$CL \leftarrow DS : [BX + SI]$$

mov CL, [BP + SI]

$$CL \leftarrow SS : [BX + SI]$$



d) Base relative plus indexed :

addr \leftarrow base_{reg} + idx_{reg} + displacement

mov cl, [BX+SI+03H]

CL \leftarrow DS:[BX+SI+03H]

mov CL, [BP+SI+03H]

CL \leftarrow SS:[BX+SI+03H]

5) Implied $\xrightarrow{\text{operand}}$
is implied

we give nothing, some instructions
are meant for some operands

ex: STC ; set the carry flag
CF \leftarrow 1

CLC ; CF \leftarrow 0

~~AAA~~

b - 06

8086 Minimum Mode

- M_N/M_X pin


1 → min mode

0 → max mode

- min mode - one processor

max mode - multiple "

- Multiplexing -



if $ALE = 0$, $AD_{15} - AD_0$ carries data
address
1,


S_4	S_3	
0	0	ES
0	1	SS
1	0	CS
1	1	DS

$S_5 \Rightarrow 0 \Rightarrow IF \Rightarrow 0$
 $1 \Rightarrow IF = 1$
 $S_6 \Rightarrow 0 \Rightarrow 8086 \text{ Bus Master}$
 $1 \Rightarrow \text{Other BM}$
 So, in min mode,
 S_6 will be always
 0, max mode 1.

④

M/\overline{IO}	\overline{RD}	\overline{WR}	OP
0	0	1	\overline{IOR}
0	1	0	\overline{IOW}
1	0	0	Mem R
1	1	0	Mem W

⑤ generating these signals using
3:8 decoder




④


Clock

clock is a tick to the up to change its state.

8086 works at 6MHz clk cycle.
We've to give 6MHz clock to its clk pin, with 33% duty cycle.



④



by default, up is the BM. DMA Controller sends HLDA to DMAC, it loses control over bus. DMAC becomes new BM and controls the data transfer b/w mem. and I/O. If DMAC sets HOLD=0

again, up gets control

- Ⓐ $\overline{DT/R}$: 1 → data transmit
0 → data receive
- Ⓑ \overline{DEN} : enable a transceiver connected to up.


generate clock signal :

purpose is to generate 6 MHz at 33% duty cycle.


transition happens at mid point - 50% duty cycle

at $\frac{1}{3}$ rd point - 33% d. c.

18 MHz




- ④ Reset signal provided to 8284, a synch reset signal sent to up, resets the up.
- ⑤ Ready pin used to synch. the up with slow devices. if Ready = 1, the device is ready, if 0, device not ready, up waits for the device to be ready.
the device gives Ready signal to 8284, that sends a synchronised Ready signal to up.
- ⑥ 8284, generates a 33.7% duty cycle from a random duty cycle. doesn't just divide by 3.



we produce $\frac{1}{3}$ pulse from 3 pulses.

min mode read cycle



for write timing diagram,


changes $\rightarrow \overline{RD} \rightarrow \overline{WR}$

$DT/R \rightarrow$ high

$AD_{15}-AD_0 \rightarrow A_0-A_{15} \times D_0-D_{15}$

\uparrow
no prop.
delay

Max. Mode



Ⓐ $\overline{RG}/\overline{GtT_0}$: 8087 wants to become


Bm, sends request by $\overline{RG} = 0$, then
8086 sends grants by setting $\overline{GtT_0} = 0$.

Ⓑ $\overline{RG}/\overline{GtT_1}$: for another up.
have 2 ups

so, 8086 can transfer bus controls
with it with.

- (A) Lock = 0 : buses will be locked ~~not~~ until current instruction finished
- No interrupt allowed
 - No HOLD granted

(B) In Max mode, no up can generate control signals cause all ups' control signals will have to connected to RAM and ckt. will be very complicated. To make things simpler, a bus controller 8288 is used.



how does 8288 generate control signals?

Ans :


S_2	S_1	S_0		S_2	S_1	S_0	
0	0	0	INTA	1	1	0	Mem. write
0	0	1	I/O Read	1	1	1	Idle
0	1	0	I/O write				
0	1	1	Halt				
1	0	0	Instn. fetch				
1	0	1	Mem. read				

②

GS ₁	GS ₀	prefetch q. status
0	0	No op
0	1	1st byte taken from queue
1	0	queue empty
1	1	subsequent byte taken

Interrupt

③



$n = 0 \dots 255 \rightarrow 256$ interrupts in
8086

④ When INT n is called, IP gets the value of corresponding ISR addrs, then ISR is executed, while returning IP must get


the value from where it started

PSR (basically the next instruction).

so, based on INT n, IP gets a fixed PSR addr, but ~~not~~ returning isn't that rigid, it's flexible. IP can get any value depending on where it started.

② While "INT n" is being executed, IP already holds the addr. of next instr. which we need after coming back from PSR. so, we push IP to stack before loading PSR addr to FP and after returning POP IP from stack.

③ Nested intrpts :





④ During the PSR execution, don't mess with the stack i.e. # of push = # of pop must

⑤ Push CS also if PSR is in different code segment from the main prog.

④ If you push CS and IP both, what to push first?

⇒



first push CS because CS is code segment addr, IP is just an addr.
Changing CS → changes your segment instr.
changing IP → higher. (little Endian)
so CS is ISR addr.

④ Every interrupt has a unique ISR address. Up should know it. How?

Int. Vector Table
IVT doesn't contain ISR ~~addr~~, it contains addr. of DSR. Where is IVT? in memory. Where is ISR? in memory.
So after getting an interrupt, up goes to memory twice: first to IVT to get to the ISR addr., then loads it to FP and finally goes to that addr.

in mem. again. So, INT vectors the up or directs up to the correct ISR add. hence the name Ent. vector Table.

Size of INT:


every interrupt has

ISR addr = CS and IP

= 16 bit + 16 bit


= 32 bit

= 4 byte



$$\text{So, INT size} = 256 \times 4 \text{ bytes} = 1024 \text{ bytes} = 1 \text{ KB}$$

Ex:



Say, INT 1 is ISR

address is given by 56789

$$\Rightarrow CS = 5000, IP = 6789$$

④

$$\text{INT } n \Rightarrow IP : n \times 4, IP_L$$

$$n \times 4 + 1 : IP_H$$

$$CS : n \times 4 + 2 : CS_L$$

$$n \times 4 + 3 : CS_H$$


Ⓐ clear IF, TF.
(0) (0)

n*4 is not the ISR address. It's the location from where up will fetch the ISR address

clear IF cause at a time wants to do one ISR.


for nested ISR, programmer has to manually set IF=1 by using the command STI.

Ⓑ by IF=0, all 256 interrupts aren't disabled.




Ⓑ IF=0 sets H/W interrupts disabled.

Ⓑ there are 2 H/W interrupts among 256 ones



Ⓐ TF = 0



- execute ISR faster
- coming back from ISR, TF = 1 cause interr
- shouldn't change the way program works

④ clear IF, TF.
(0) (0)

clear IF cause at a time wants to do one ISR. For nested ISR, programmer has to manually set IF=1 by using the command STI.

By IF=0, all 256 interrupts aren't disabled.

Interrupt

- H/W interrupt: external device can cause it to up.
- S/W interrupt: Interrupt is called by programmer by "INT n" command

IF=0 sets H/W interrupts disabled.
there are 2 H/W interrupts among 256 ones


can't be masked
i.e. disabled.
can't be disabled.
Sometimes, a H/W interrupt is a must (ex: system crash)

NMI → Up

INTR → Up

IF=0 only disables INTR.

⑤ TF = 0




- execute ISR faster
- coming back from ISR, TF = 1 cause intupt
- shouldn't change the way program works

in mem. again. So, I^{NT} vectors the up or directs up to the correct ISR add. hence the name Ent. vector Table.

① Size of I^{NT}:


every interrupt's

$$\begin{aligned} \text{ISR addr} &= \text{CS and IP} \\ &= 16 \text{ bit} + 16 \text{ bit} \\ &= 32 \text{ bit} \\ &= 4 \text{ byte} \end{aligned}$$



$$\begin{aligned} \text{So, } \text{I}^{\text{NT}} \text{ size} &= 256 \times 4 \text{ bytes} = 1024 \text{ bytes} \\ &= 1 \text{ KB} \end{aligned}$$

ex:



Say, INT 1 is ISR

address is given by 56789

$$\Rightarrow \text{CS} = 5000, \text{IP} = 6789$$

②

$$\begin{aligned} \text{INT } n &\Rightarrow \text{IP: } n \times 4 : \text{IP}_L \\ &\quad n \times 4 + 1 : \text{IP}_H \\ \text{CS: } &n \times 4 + 2 : \text{CS}_L \\ &n \times 4 + 3 : \text{CS}_H \end{aligned}$$

- but, what if $TF = 0$ in our main program? Will we set it to 1 after coming back from ISR?

- No, cause interrupt don't change anything of the program. We will push the entire flag register to stack, then make $IF = TF = 0$, come back from ISR, pop the flag register and restore its original values

So, in summary

push flag register

push CS


push IP

!
ISR
:

pop IP

pop CS

pop flag register



Ⓐ RET vs IRET

- return from subroutine
- return from ISR
- pops only CS, IP
- pops flags, CS, IP

IVT

Int 0

Divide Error

Int 1

Single Stepping

INT 2

NMI

INT 3

Breakpoint


INT 4

Overflow

Ⓐ If NMI gets an interrupt, we execute INT 2

If INTR _____, any interrupt can occur. The device who is triggering INTR, must specify a

vector number. Multiple devices can cause INTR to UP. So we need a device



UP sends INTA and asks for a vector number. Then PIC will send a n thru a 8 bit bus.

- ④ Job of 8259 PIC :- accept interrupt on behalf of UP

com

- ⑤ 8259 takes 8 interrupts → then resolve priority
IR0 > IR1 > ... > IR7 → provides vector number to UP.

- ⑥ Vector numbers are initialized by programmers.


ex: IR0 → 40H
IR1 → 41H
⋮
IR7 → 47H

Vector numbers


you set just IR0
then IR1 → IR7 is calculated

- ⑦ Want more than 8 interrupts?

→ Cascade



8259 - PIC



Ⓐ IRR, InSR, IMR - 8 bit register

IRR - tells u which interrupt has occurred

IRR = 00000100 means INT 2 has occurred

InSR - tells u which interrupt is in service

IMR - tells us which intpt is masked

- ④ InSR bit ~~becomes~~ remains 1 when intpt is being executed, after finished, it becomes zero.
- ⑤ Why these registers? We can see the values of $\text{IP}_1 - \text{IP}_x$ and send intpt to up ~8?
- ⇒ say $\text{IP}_1 = \boxed{_}$ and after that $\text{IP}_2 = \boxed{_}$, you send intpt to up for IP_1 . and when it's finished, you come back and see $\text{IP}_2 = \boxed{_}$ (the device sending IP_2 mightn't keep high signal that long). So, you lose the IP_2 .

- ⑥ Say $\text{InSR} = \boxed{100001000}$ i.e. INT 3 is currently executing at this time, IRR becomes $\boxed{00000001}$ since INT 0 is of higher priority than INT 3, so, PIC will send INT 0 to up, execute that ISR

and then execute ISR of INT 3.


But if IRR becomes 0100 0000,

i.e., INT 6 has occurred, up won't be disturbed because INT 6 is of lower priority than INT 3.

All these things are done by PR.

Before taking decision, PR will look at IMP to know if any interrupt is disabled.

④ PIC sending a interrupt to up doesn't mean it will be executed. When up sends INTA to PIC, then the ISR register is updated. So getting INTA from up is a big thing for 8259.




④ After sending vector number to up, 8259 is disconnected from up. So,

it's the job of up, i.e. job of programmer to inform 8259 that ISR has ended, you now make that InSR bit 0. This is done through the command EOI.

- ④ If EOI isn't given, and the INT 0 was being executed, 8259's InSR will have 1 at 0th position; therefore no other interrupt will occur ever !!!

Disaster

A) Cascaded Mode



In cascaded mode, every 8259 must be initialized.

When CD wants to interrupt up,
CD will interrupt slave o Master } 3 steps
slave o will interrupt master up
Master

up asks for vector number to master.
slaves.

Master asks ——————

But master won't ask for vector
number in if interrupt wasn't asked
for by any slave, rather a device.
So, while initializing, master must
be informed on which lines there
are slaves.

(A) Master gives INTA to Master on
well as all slaves in the first INTA
cycle. Before the next cycle, master
sends CAS signals to all slaves and
thus the slave chosen by master
gets to know that it has to provide


vector number.

Then, when 2nd INTA signal goes to all slaves, only the slave chosen by the master will give vector number.

This is how priority will be resolved when both CD & printer sends interrupt
(both PR⁰
of slave 0 and slave 1)

- ④ CAS signals go from master to slave. But why they're bi-directional?
⇒ cause slaves are also 8259.

I/O



- treat an I/O device like a memory device
 - I/O device mapped to I/O space
 - I/O device gets I/O addr.
 - I/O device gets a memory addr (20 bit)
 - 16 bit addr.
 - $2^{16} = 64k$ I/O devices
 - IM I/O device
 - up doesn't differentiate I/O device from memory
 - All mem. instruction
 - All reg.
 - Only 2 control signals
 - \star up differentiates bet'n mem. and I/O
 - i.e. up separately treats memory and I/O devices
 - can only use IN, OUT
 - _____ A reg
 - 4 control signals

* The main advantage of Mem Mapped IO is the # of IO devices can be up to 1M, much larger than 64K.

Cases where we need ~~>=~~ 64K IO devices

- Burj Khalifa - LEDs -
- Stadium - fire crackers -

* Microprocessors always use IO Mapped IO.

* Microcontrollers use Memory mapped IO, cause they're used in industrial application

* UP \rightarrow sets $A_{15} - A_{16} = 0$ for IO address.

Advantages of IO Mapped I/O

- Less decoding H/W
- Available mem. more

Advantages of Mem. Mapped I/O

- less complex circuit
- Same instr. for both Mem & I/O

Data transfer techniques

- Programmed I/O
 - check ready status of I/O device
 - If not ready, wait
 - When ready, start data transfer
 - wastes CPU time
- Intnpt. driven I/O
 - Instead of waiting for I/O, up does its work.
 - I/O device, when ready, gives intnpt to up
 - data transfer initiated
 - CPU perf. improves

- DMA

- The problem of tying up CPU for data transfer's duration is resolved

- DMAC takes the charge

DMAC - 8237 / 8257

↓
from slide.

- 16 bit data bus
- 24 bit addr. bus
- provides memory management & protection
- two modes - Real & virtual protected

④ Execution Unit contains registers → similar to 8086.

A special register MSW (Machine Status Word). The lower four bits are used. 1 bit → decides real/protected
 3 bits → control coprocessor interface

⑤ In real mode, A₂₀ - A₂₃ are disabled.

so, A₀ - A₁₉ → 1 MB memory.

In protected mode, A₀ - A₂₃ all used
 so, 16 MB memory.

Flag register

2 new pins

IOPL : Input level Output flags Privilege

IOPL → 2 bits 00 is highest privilege
 If current privilege level is higher
 than the IOPL, I/O executed without
 any hindrance. If IOPL higher
 than the current privilege, an
 interrupt occurs causing execution
 to suspend

NT : Nested task flag
 when set, indicates that a system
 task has invoked another through a
 CALL instruction.

MSW Register

{
 S MSW CX ; store MSW into a reg.
 OR CX, 1 ; set the PE bit
 L MSW CX ; load the new values
 back to MSW

Enters into protected mode

④ The memory management, protection & task switching capabilities of 80286 are used by a multitasking OS to implement a microcomputer.


Memory management

real mode : similar to 8086

shift 16-bit segment address 4 bit left
add to 16-bit offset
get 20 bit physical addr.

VPM : In protected mode,

32 bit virtual address



each descriptor table can store

a maximum of 2^{13} descriptors.

each descriptor - 2^3 bytes.

~~so each segment~~ ^{descriptor} can specify upto
~~2¹⁶ bytes~~, a segment of ~~2¹⁶ bytes~~.

Therefore a task can have its own address space upto $2^{13} \times 2^{16} = 2^{29}$ bytes. and can share 2^{29} bytes with all other tasks. Therefore, an address space of 2^{30} bytes can be assigned to a task (1 GB). So,

virtual address space in 80286 - 1 GB

- ① Since offset 16-bit, each segment is of 64k bytes
- ② A descriptor contains info about a segment i.e. its base address, length, access rights; contains some other info too


base addr : starting location of memory segment
(24-bit)

length/limit :

length of segment - 1

16-bit allows segment up to
64 kB maxm.

Access Rights Byte (8-bit)



P = 1 : segment is mapped to physical memory

P = 0 : No mapping to physical memory, hence, no base & limit = .

DPL : sets the descriptor privilege level

S = 0 : system descriptor

S = 1 : code/data "


type : 000 : data, read only

001 : data, read/write

010 : stack, read only

011 : stack read write

100 : code, execute only
101 : code, execute/read
110 : code, execute only
111 : code, execute/read



A = 0 : segment not accessed
A = 1 : segment has been accessed