


Fetch + Decode time = Bus/Machine cycle = At least 4 clock cycle (Each C-Cycle = 1 state) T_1, T_2, T_3, T_4
 Execute time = Bus/Machine cycle = At least 4 clock cycle.

$$\text{Instruction Cycle} = \text{Fetch cycle (Fc)} + \text{Execute cycle (Ec)}$$

+
Decode



Clock Generation: Clock for synchronization.

Clock generator circuit = 8284A | pin 19 (CLK) of 8086 .

System Clock Concept

Time Should be calculated in **NS (NenoSeconds)**

Frequency : Cycle completed within a Second.

$$\rightarrow \text{Time Period} : \frac{1}{\text{Frequency}} = \boxed{\text{Time for 1 clock state}}$$

1 **Example :** if frequency = 20 MHz

$$\begin{aligned} \text{then time for 1 clock state} &= \frac{1}{20 \text{ MHz} \times 10^6} [\text{MHz} \rightarrow \text{Hz}] \\ &= 5 \times 10^{-8} \text{ s} \\ &= \frac{5 \times 10^{-8}}{10^9} [\text{s} \rightarrow \text{ns}] \\ &= 50 \text{ ns} \end{aligned}$$

$$\therefore 1 \text{ Bus cycle/Machine Cycle} = 4 \text{ c.state}$$

$$= 50 \times 4 \text{ ns}$$

$$= 200 \text{ ns}$$

2 **Example** Mov Ax, [22465h] at 80MHz

a) Calculate one clock state duration?

b) " The duration of one bus cycle
if there are two waiting states

c) calculate the duration of the Instruction cycle.

Solution Example 2

(a) Duration of one clock state =

$$\begin{aligned} \frac{1}{f} &= \frac{1}{80 \times 10^6} \text{ s} \\ &= \frac{1.25 \times 10^{-8}}{10^9} \text{ ns} \\ &= 12.5 \text{ ns} \end{aligned}$$

(b) There are two waiting states.

1 Bus Cycle = 4 states

$$\begin{aligned} 2 \text{ waiting state} &= +2 \text{ "} \\ \text{Total} &= \frac{6}{6} \text{ states.} \end{aligned}$$

$$\therefore \text{Bus cycle} = 6 \times 12.5 \text{ ns}$$

$$= 75 \text{ ns}$$

(c) MOV Ax, [22465h]

here only fetch, No execution
as it is only MOV.


So,

$$\begin{aligned} 1 \text{ Bus cycle} &= \text{Instruction Cycle} \\ &= 75 \text{ ns} \end{aligned}$$

We Know,

Ins cycle = 1 / More Bus cycles.

$$\rightarrow \text{Duty Cycle} = \frac{T_{ON}}{T_{ON} + T_{OFF}} \times 100$$



Duty Cycle means for how long the clock cycle was ON.

→ By default Duty Cycle is 33%.

T₃ and T₄
जबकि डेटा आया है
तो उपरान्त डिपेंड करने के लिए RD
and DEN

Ready → when mem to CPU

Check at the end of T₂ in A₀-A₁₅
if there is Data flow then parallelly Active the Ready.

RD → Read Bar means (1 to 0) when there will be data flow at A₀-A₁₅.

DEN → when A₀-A₁₅ will flow Data, the Data enable pin will be 1(ON) to (off) 0 till data flow.

Timing Diagram for a read cycle

T₁ = A₀-A₁₅ (Address flow)

T₂ = Mem, I/O, read/write

T₃ = Data is supplied

T₄ = Control Signal Removal.

→ Read Bus Timing Diagram: MUST

20bit { A₀-A₁₅ → T₁ → Address flow (1/0) X X }


A₁₆-A₁₉ → (S₃-S₆)

ALE → (Address Latch Enable)

parallel when Address available (High)

M/I/O → M → 0 to 01 (Depends on the question)
I/O → 01 to 0

DT/R → Bar means { R or Transmit, Mem/I/O }
1 start then 0




After Mid lecture - 2

Write Cycle → No float in write.

→ There is no "ready" pin in write cycle.


Write Cycle Example 1

i) **Mov [BX + SI], AX**



Write Cycle Example 2

ii) Out Dx, Ax



8086 Memory BankAddress Bus \rightarrow 20 BitData Bus \rightarrow 16 bit

1100..1100
0110 1110

each 8bit.

8bit : 1 Byte

Now Read or Write \rightarrow it will take 1 Bus Cycle.

16Bit {

1Byte
1Byte

 } 1 word \rightarrow needs ~~to~~ 2 cycles to R/W.
 So, it needs $(4 \times 2) = 8$ clock cycles.

\rightarrow 2 Bus Cycles means more time. So, try to take less time or 1 Bus cycle only.

So for taking less time we can divide the memory into two Banks. (Even/low Bank and odd/high Bank)

\rightarrow Consider the Address, Even or Odd.

Even Bank \rightarrow All even addresses (5Hex)Odd Bank \rightarrow All odd addresses (5Hex)

Each Location will contain 8 bits as before.


High Bytes

Low Bytes


8 bit	FFFF	8 Bit	FFFE
	FFFD		FFFC
	FFFB		FFFA
Odd Bank		Even Bank	
	0005		0004
	0003		0002
	0001		0000
D15 - D8 (high)		D7 - D0 (low)	

Bank Control: \rightarrow Ao Pin (Address Even/ODD indicate) \rightarrow \overline{BHE} \rightarrow Bus Enable High pin (0 means high)

Must Draw



→ To enter any bank (Even/odd) you have to take A_0 and then the output should be 1. Otherwise you can't enter.



Example : Bank * Mov AL, [24568h]

→ Even address as last digit 8.

→ will take 8 bit only, Because AL = 8bit Reg

→ As it is not 16 bit, so only one Bank.

→ Even Address, so even Bank enter.

→ Low Byte data.

So, $A_0 = 0 \rightarrow$ even Bank

$A_0 = 0 \rightarrow \overline{BHE} = 1$, no entry on Odd.

Total = 1 Bus cycle.

→ 8 bit = No profit or time save in 0 bits.


Example : Mov AL, [12333h]

$A_0 = 1$, so even → 0 (No entry)
 $\overline{BHE} = 0$, so odd → 1 (entry)

Example : Mov AX, [2346h]

→ 16 bit → even then odd → 1 bus cycle
 or
odd then even → 2 bus v

→ Last Digit = 6 = even




→ Reading 16 bit Data starting from odd bank takes 2 bus cycles. (can't be resolved)

→ Known as Unaligned word.

Example : Mov Ax, [103457 h]


Last digit 7 → odd → start odd

Ax → 16 bit.




After Mid Lecture - ৩ (Interrupts)

Suppose micro-processor is working.
Now a signal trying to enter




This is called interrupt.



This interrupt will find ISR.

ISR = Interrupt Service Routine.

↳ location → memory (RAM)



↳ will continue like this
until it gets "I-RET"

↓
Interrupt Return

That means interrupt serving is done.


Interrupt - কি কাজ করে?

ধৰণ MP কোনো কাজ কৰছে। তখন Interrupt হলো। MP তখন Ongoing কাজকে push কৰে Stack এ রাখবে। Suppose, "Int 60" (অনেকোনো প্রকার ইন্ট পাবে Int)

এটি এখন ISR (Interrupt Service Routine) আঁজৰে Mem (RAM) ৱে।

ISR কিভাবে থুঁজে পাবে?

- Find IVT (Interrupt Vector Table) in Memory. Here vector means first address. [00000 → 003FF = IVT]



- IVT টি CS এবং IP মাকাবে


IVT
ISR এর First

- এই IVT টি CS, IP ব্যস্থাৰ কৰে address থুঁজে বেঁকুৰতে হবে।

$$P.A = CS \times 10 + IP$$

= ISR Starting Address

- ISR Starting থেকে IRET মান Interrupt Return option পাওয়া পৰ্যন্ত service চলবে। IRET পেলে Service শেষ।



- I-RET হলে MP আবার push কৰুন stack এ রাখা আগেৱ কাজকে pop কৰবে এবং আগেৰ কাজ continue কৰবে।

Interrupt

Date: / /

- Interrupt the current work of CPU.
- Basically it is an external signal/instruction.
- Microprocessor ^{doesn't care} interrupt the current work when interrupt is here.

→ What happens?


- Jumps to ISR to respond the current interrupt.
- Each interrupt has its own ISR.
- After dealing with interrupt it returns to its' previous work.

→ Interrupt from:

1) External signal from Keyboard, Mouse, Printer...

2) from special instruction in the program.

3) internal signal




Mero clav
Cefuroxime Axetilanic Acid

Non-Maskable

Hardware Interrupt

Keyboard, mouse, DVD, hard disk...etc.

- 8086 has two interrupt pins.



Maskable interrupt

- Served/wait/denied.
- INTR PIN
- Doesn't save stuffs.

Non Maskable

- All software interrupt.
- Serve immediately.
- NMI pin
- Save things.
- Response in critical time

Classifications of 8086 interrupt

- ① user defined available.
- ② software " "
- External signal.
- Known as hardware int.
- ③ Pre defined Int.

Interrupt Vectors and Vector

Table : (IVT)

- Within 1 KB of memory.
- (00000 to 003FF)

Software Interrupts

- program instruction.
- 256 types of interrupts
(00 → ff) or (0 - 255)



use as: `Int n`

Interrupt Types based on ISR:

Date: / /


IVT → Vector table helps to find P.A / first address of ISR.

00 BFF H

00080 H

00019 H

00010 H



0000C H

00008 H

00007
00005

00004 H

00003

00002

00001

00000

CS

IP

48 H

38 H

32 H

20 H

high² byte → CS

low² byte → IP


Type 0 (location 4)

00001 00000
high low

Mero chau
4838
CS = (001010)

So, IP = 3220 H

① Stack save current work



address
↓
000F3
000F2
000F1
000F0

Data	
CS high	10
CS Low	62
IP high	58
IP low	32

So, IP = 5832 h

CS = 1062 h

$$PA = CS \times 10 + IP$$

$$= (1062 \times 10) + 5832$$

$$= 16452 \text{ h}$$

= first address of ISR

↓ serve unit

Interrupt Return

Steps

① Int type × 4

$$= 60 \times 4 = (240)_{10}$$

= 00F0 (Hex)

= low byte address of IP

②

After Mid(L-4) Interrupt Part 2

Date: / /

→ Interrupt Vector = Interrupt Pointers.

→ (00000H to 000013H) → Predefined (Type 0 to Type 4) → total 5 type

→ (00014H to 00070H) → Reserved (Type 5 to Type 31) → total 27

→ (00080H to 003FFH) → Available for user (Type 32-255) → 224 total


VIP
Explanation x Diagram

(How Interrupt is Served)

1) InTR entry. Interrupt করার পর flag (TF) resets.

trap

PSW → basically flag, current program saves in stack



এবং 16 bit হবে
PSW, IP, CS


→ Current (Main) program flag use করে stack save করবে। তার জন্য stack এর segment এবং ratio point নিবাবে, (SS: SP) → Main PSW

→ 8+8=16bit
flag এর পুর দুইটির মধ্যে (SS: SP-2) CS কে Push করবে।

→ এরপর আবার দুইটির মধ্যে (SS: SP-4) IP কে Push করবে।


Now, INT type x 4 = [value in hexa] = first address of ISR ⇒ then serve until IRET
[Calculate P.A = CS × 10 + IP]

first type N



Status
while
Executing
main programmed

Minus(-2) → each box
8bit → $8 \times 2 = 16$
16 bit = PSW = CS = IP -



Importance of Interrupt

- Before interrupt MP used to ask each and every I/O devices about service.
- [Polled I/O or Programmed I/O]

- But now I/O devices asks the MP if they need help.

Polling (When MP used to ask others)

- Simple, but slow I/O
- Need to check up regularly.
- Handled by CPU

Interrupt

- fast but more complicated
- processor is notified by I/O devices.
- Handled by interrupt handler.
-

②③ Zero interrupt

→ Accrues auto when DIV/IDIV too large.

②④ Single Step Interrupt Type 1

→ Stop after each instruction, waits for further direction

→ TF → type 1 (stack)

→ Disabled while doing interrupt service procedure.

→ (00004 to 00006h)

②⑦ Overflow (Type 4)

→ if signed result is on two signed numbers and too large to be represented.

CS start → 00012 H
IP " = 00010 H ✓

②⑤ Non maskable (Type 2)

→ when low to high transition (NMI)

→ starting → CS value.

→ Can't be disabled.

→ useful to save program (in case of power failure)

②⑥ Breakpoint Interrupt Type-3

→ implement a breakpoint function.

→ Start CS value - 0000 EH

IP value start → 0000C H

→ Useful: debugging large programs.
when single stepping is inefficient

→ useful: detect overflow


→ two ways: ① put jump to OF inst (J0)

② Put int on OF (INT0)


Highest Priority → DIVIDE ERROR → Intn, INTO-NMI → INTR → single step → Lowest Priority

If Divide and NMI at a time?

Ans: Divide errors will be in stack.
then NMI. then again Divide.



Programmable Interrupt Controller (PIC)



① Priority check at $\text{INT} \rightarrow \text{INTR}$.
Reply with two pulse

- 1) Read ২ত বলকা (Int 20)
- 2) Ready Int রেজি Data Bus diye
CPU CO pathway dike

Registers

Date: / /

IRR Next

0	0	0	1	0	1	0	0
IR7	IR6	IR5	IR4	IR3	IR2	IR1	IR0

New higher priority

→ If IR4 has entry

→ check higher priority আছে না কি

ISR

0	0	0	1 0	0	1	0	0
ISR7	ISR6	ISR5	ISR4	ISR3	ISR2	ISR1	ISR0

→ Higher priority আছে

Signal ISR low priority (বের ফরাই)

IMR

→ IMR মাত্র ISR র কথা না।
only IRR ।

II

IMR → By default = 0


IMR এর পরিসূত হলে ISR এ উৎপন্ন না, IRR উৎপন্ন।

✓ IRR value → ISR priority check → if bigger than 1 in ISR.

✓ New IRR value → check high priority → if yes, then close last ISR, Set New ISR.

✗ But if IRR less priority then prev values won't change.

Cascading with 8259



So it can take more int at a time.
64 bit interrupt in each.

CAS 2	CAS 1	CAS 0	PIC
0	0	0	PIC1
0	0	1	PIC2
0	1	0	PIC3
0	1	1	PIC4
0	0	0	PIC5
1	0	1	PIC6
1	1	1	PIC7

I/O instructions

Date: / /

in → input

out → output

Two methods to define:

Fixed Address: 8 Bit

byte known as P8.

A0-A7

Example IN AX, 25

(here 25 fixed)

Fixed because stored in ROM with OP code.

I/O Mapping Advantage:

1. Less complications

2. Less circuitry

3. Same int such as Mov can be used in Memory and I/O.

4. Less decoding.

Variable Address:

A0-A15

it can be 8 bit / 16 bits, Register DX holds.

Because this can be changed.

Example: IN AX, DX

Here DX means any value that will be stored.

So can't fix this.

Isolated I/O : (Process 2)

1) Separate I/O address আকবে।

So Memory and I/O এর জন্য addressing fully আলাদা।

I/O Address MAPPING (Accessing I/O Process 1)

2) Separately MOV and In/out use.

Advantage: Don't need to use I/O devices

3) IORC → I/O read cycle > I/O control

Disadvantage: Memory space waste.

IOWC → I/O write cycle > এবং Signal নির্মাণ।

(প্রিটি) Basically mem এর একটি Location I/O

4) MEMR → for memory read

এবং জন্য ক্রিয়ার করত এম, মনে O/I এর

MEMW → for mem write.

যেকোনো info এর Location র সাথে I/O

5) Most common form in INTEL processor

device তা directly access করতে পারবে।

এটা একটি common address I/O এবং
memory এর জন্য।

6) Pentium supports isolated O/I of
64 KB address.

* Most of the processors use I/O Mapping.

Isolated I/O Advantage:

1) No memory space wastage.

DisAdvantage:

1) Separate signals.

2) Additional IN or OUT instruction required.

3 different ways to transfer Data (I/O)

1) Programmed I/O

2) Interrupt-driven I/O

3) Direct memory access.

Interrupt-driven I/O :


it is better than programmed I/O

working process: CPU নিজের কাজ নিয়ে
মতে কর্তৃত থাকে। যখনই I/O মেরে data
আসে তখন interrupt হয় এবং CPU স্টার্ট
করে stack রে দ্বিতীয় interrupt কাজ করে।

* Programmed I/O and Interrupt-driven I/O CPU
নিয়ে directly কাজ করে। As a result CPU
এর কাজের pressure বেড়ে যায় এবং CPU
এর অন্যান্য আনক কাজ থাবে। তাই CPU
এই কাজের জন্য assistant রূপে মাত্র
CPU কে help করতে পারে। which is
known as Direct Memory Access (DMA)

Direct Memory Access (DMA)

Adadrvantage: Always in waiting until it
gets I/O data. So time waste. Checking
again and again for data from I/O.
Hence CPU performance degrades.



1 I/O অসমে DMA বাস রিকুয়েস্ট করবে
through DREQ (Direct Request)

2 then DMA will ask permission from
CPU. [CPU প্রত্যেক না Request accept
করে তখন "HOLD" দেবাবে।
"HLQ" → Hold Request.]

3 CPU request accept করবে তখন DMA
Or Notification মাধ্যমে।
HLDA → Hold Acknowledgement.
তখন DMA directly (CPU to Mem)
connection: Bus/address/control Bus
শোনে মাধ্যমে।


4 এখন DMA প্রথম I/O বাস "DACK"
Notification মাধ্যমে। DACK → DMA acknowledgement.

DMA Controller

→ 4 channel device (মানে 8টি DREQ option মাধ্যমে। Each DREQ is dedicated to a specific I/O Device.)
→ Example: Intel 8237. → can address 64 KB. → Can decide priority of request.

→ Upper level of Lower byte.

Total 16 bit →



8237 DMA Controller

Pin DREQ 0 → DREQ 3 শুরু Request দেওয়া কাজে।

DACK 3 → DACK 0 Acknowledges DMA request.

HREQ (Hold Request) Request control.

HLDA (Hold Acknowledge) Acknowledge hold Req;

AEN (Address enable)

DMA Cascade Mode

Date: / /

1) এটাৰ মাঝে at a time

অনেক চুলো ৪২৩৭ add কৰে

এক আমে কাউ কৰা মায়া


2) Utility of more than

4 channels at a time.

3) DREQ is connected with HRO,

DACK is connected with HLDA.

[16 I/O Devices at a time]



(+) 16

Last Topic 80186

- Data Bus → 16 bit
- Address Bus → 20 bit

Additional functions:

- clock generators
- 2 independent DMA
- 3 programmable 16 bit timer

It works like a Micro Controller
more than microprocessor.

- Mostly used in industrial control applications.

100

200

300

400

500

600

700

800

900

1000

8086

16 bit MP

16 bit Data Bus

20 bit address Bus (1MB)

two modes (Max/Min)

Multiplexed Bus · SO
pin 40

Slower: 5 to 10 MHz
Standard rate 6 MHz

No memory management
and protection

80286

80286

16 bit MP

16 bit data Bus

24 bit address bus (A₀-A₂₃)
(16 MB)

2 Modes (Real/virtual)

Non Multiplexed bus
SO 68 pins.

Faster: (1.0-12.5) MHz
Standard rate 8 MHz

High performance
with memory
management and
protection.

6 times

Real: এই MODE এ 80286 মানে 8086 মতো কিন্তু Faster.

Extra 4 bit (24 bit থেকে) ব্যবহার করতে পারেনা,
protection and Management সহ।

Protected Virtual Mode: সব কর্তৃত পারেন।