#### **BRAC UNIVERSITY**

# Department of Computer Science & Engineering Practice Problem sheet (Week5)

### Question 1

(a) An analog signal in the range -1V to 16V is to be converted to a digital signal with a quantization error of less than or equal to 0.781% of the input voltage range for quantization. e.g the overall quantization error for this input signal should be less than or equal to 0.781% of the ADC's maximum quantization error. The quantization error is the maximum error occurring after quantizing the analog signal.

Find the required number of bits for the above expression.


(b) **Determine** the minimum sampling frequency of a signal.

a) 
$$\Delta Q = Q \text{ uantization error} = \frac{1}{2} \frac{V_{\text{max}} - V_{\text{min}}}{2^{N}}$$

$$\frac{1}{2^{N+1}} = \frac{0.781}{100}$$

Design a 3 bit flash ADC with a reference voltage of  $V_{REF}=10V$ . The quantized levels for this ADC should be **uniform** (Equal step size).

(a)	(a) <b>Calculate</b> total number of resistors and comparators required to fabricate a 3-bit flash		
	converter.		
(b)	Calculate the 1LSB value or each step size (quantization range) for this 3 bit ADC. What		
	would be the resolution for this ADC?		
(c)	Calculate each quantization level and plot the Vin vs Dout graph.		
(d)	If the input voltage Vin= 7 V, i) Comment on the quantization range in which the input lies. ii) Find the digital output for the given input.		
(e)	If the 3-bit output is 1 <b>9</b> that is the maximum and minimum value of <i>vA</i> that produces this output?(Hint:find the quantization range).		
(f)	If 1 bit was increased from this 3 bit Flash ADC, how many resistors and comparators are required? comment on the hardware changes for this 1 bit of increment.		



a) N=3; Resistor required =  $2^N = 2^3 = 8$ Comparator required =  $2^3 - 1 = 7$ 

b) 1 LSB = resolution or step size = 
$$\frac{Vma_R - Umin}{2^N} = \frac{10 - D}{2^3} = \frac{1 \cdot 25 U}{1 \cdot 25 U}$$

C)

Vref = lov

I =  $\frac{10V}{3R + 6R + R/2} = \frac{10V}{R(\frac{3}{2} + \frac{12}{2} + \frac{1}{2})} = \frac{10V}{10V}$ 

R =  $\frac{1}{2} = \frac{1}{2} = \frac{1}{2}$ 

₹VIN

000

Ò

1.25 250

0.625 1.875 3.125 4.575 star tare viss


d) if input = 7V; it will be in between the quantization range of Vo-V7 or 6.875V-8-125V.


Quantization Range	Quantized value	Digital 0/p (bababo
6.875V-8.125V	6	110

- e) If digital output z 110 = 6 ( quantized value)

  Maximum value of  $V_A = 8.125V$ Minimum value of  $V_A = 6.875V$
- f) If 1 bit was increased  $\rightarrow N = 3+1 = 4$  bit No. of  $R = 2^N = 2^4 = 16$ No. of Comparator =  $2^4 - 1 = 15$ Encoder = 15 lines to 4 lines


1 bit of increament doubles the hardware needed.






- (a) Design a 3-bit Flash ADC circuit for the given input-output characteristics.
- (b) An unknown signal is passed to the ADC as input. The ADC takes samples at a rate of 1kHz. In the graph, the input signal is shown where the x-axis represents time, and the y-axis represents the voltage at any specific time. The sampling instances are given in the figure. Find the encoded output that represents the analog signal inside the given time frame.

# Solution:



#### Dual - Slope A/D Converter

Adual slope A/D converter has  $V_{ref} = 5V$ , and a 8 bit counter that outputs an 8-bit representation of the input signal. A 1 MHz clock is used for the clock and counter circuits



- Determine the input voltage range, number of steps and step size (resolution) of the A/D converter.
- For a specific input voltage, the ADC outputs a count of m=100. Determine the input voltage.
- Determine the total time required to get the reading in (1)
- (1) Calculate the maximum sampling rate of the ADC.
- O A person wishes to get a sampling rate 4 times that of the current circuit. Determine how many bits should be used for the counter without changing any other system parameters.

Input voltage range: 
$$5V (0-Vref)$$

number of steps =  $2^n = 2^8 = 256$ 

step size = Voltage range

number of steps =  $0.0195 V$ 

1) We know, 
$$Vin = \frac{m}{3^n} Vref = \frac{100}{256} \times 5V = 1.95V$$

- For a single conversion, the integrator
  - a integrates -Vin for to duration as counter counts from 0-2n

$$t_1 = \frac{2^n}{\text{clock rate}} = \frac{256}{1 \times 10^6} = 2.56 \times 10^{-4} \text{ S}$$


6 integrates Vref for to duration as counter counts from 0-m

$$t_2 = \frac{m}{\text{clock rate}} = \frac{100}{1 \times 10^6} = 1 \times 10^{-4} \text{ s}$$

- Maximum sampling rate is limited by the time required for worst case conversion of input =5V

  In that case,  $t_1 = t_2 = 2.56 \times 10^{-4} \text{s}$ thus, worst case conversion duration =  $t_1 + t_2 = 5.12 \times 10^{-4} \text{s}$ Max sampling rate =  $\frac{1}{5.12 \times 10^{-4}} \text{s} = 1953.125 \text{ Hz}$
- Sampling duration  $\propto 2^n$  // Sampling rate  $\propto \frac{1}{2^n}$ For 4 times sampling rate, counter bit =(8-2)=6

f) 
$$\frac{D}{2^{N}} = \frac{v_{A'}}{v_{REF}} \Rightarrow D = \frac{v_{A'} \times 2^{N}}{v_{REF}} = \frac{3}{5} \times 2^{8} = 153.6 \approx 153$$
  
Digital O/P (binary value of 153) = 10011001



Clock period of 6 µs  $V_{A}^{'} = 2V$ 

elope o

- (a) Find the value of *vo*<sub>1</sub> at  $t=T_1$ , suppose  $R=25k\Omega$  and  $C=2\mu F$ .
- (b) If  $R = 50 k\Omega$  and we  $C = 2\mu F$ , calculate the new value of  $V_{01}$  at  $t = T_1$ , compare it with

$$\Rightarrow V_{01} = OB = \frac{VA}{RC} \times AB$$

$$\Rightarrow V_{01} = \frac{VA}{RC} \times T_{1}$$

$$\Rightarrow V_{01} = \frac{VA}{RC} \times T_{1}$$

$$= 2^{N} \cdot T = 2^{6} \cdot 6MS$$

$$\Rightarrow V_{01} = 2$$


$$\Rightarrow |v_0| = \frac{2}{25K \times 2MF} \times 26 \times 6MS$$

b) 
$$V_{01} = \frac{2}{50 \text{KRX2MF}} \times 2^{6} \times 6 \text{MS}$$

As, resistance increases by 2, it decreases the output by half.

(a)	<b>Determine</b> the output voltage, <i>vo</i> in V of the 4-bit weighted-resistor D/A in the following
	figure for input =1010 and input=1100? Assume $R_E = 5k\Omega$ .


Identify the maximum allowed tolerance (± percent) in the value of  $R_1$  so that the maximum error in the output is limited to  $\pm \frac{1}{2}$  LSB quantized voltage value? (hint: Do two separate calculations for output error being  $+\frac{1}{2}$ LSB and  $-\frac{1}{2}$ LSB Then, calculate the percentage change in R1 in these two cases.)



a) Input = 1010; 
$$RF = 5k\pi$$
  
 $V_0 = 5 \times \frac{5}{20} + 5 \times \frac{5}{80} = \boxed{15625V}$   
Input = 1100;  $RF = 5k\pi$   
 $V_0 = 5 \times \frac{5}{20} + 5 \times \frac{5}{40} = \boxed{1.875V}$ 

$$\frac{1}{2} \sum_{1}^{2} \sum_{1}^{2} \sum_{2}^{2} \sum_{1}^{2} \sum_{1}^{2} \sum_{2}^{2} \sum_{1}^{2} \sum_{1}^{2} \sum_{1}^{2} \sum_{2}^{2} \sum_{1}^{2} \sum_{1}^$$

Max tolerance > 5.88%



The N-bit D/A converter with an R-2R ladder network in the above figure is to be designed as a 6-bit D/A device. Suppose  $V_{REF} = -5V$  and  $R_F = R = 5k\Omega$ .

What is the output voltage if the input is 010011?

What is the change in output voltage if the input changes from  $\overline{101010}$  to  $\overline{010101?}$ 

a) 
$$I_1 = \frac{V_{REF}}{2R} = \frac{-5}{10} \Rightarrow I_1 = -0.50 \text{ mA}$$

$$I_2 = \frac{I_1}{2} = -0.25 \text{ mA}$$

$$I_3 = \frac{I_2}{2} = -0.125 \text{ mA}$$

$$I_4 = \frac{I_3}{2} = -0.0625 \text{ mA}$$


$$I_5 = \frac{14}{2} = -0.03125 \text{ mA}$$

$$I_6 = \frac{15}{2} = -0.015625 \text{ mA}$$

$$V_0 = -[I_2 + I_5 + I_6] R_F = [0.25 + 0.03125 + 0.015625]_{max} \times m = [1.484375V]$$


$$v_0 = -[I_1 + I_3 + I_5]R_F = [0.50 + 0.125 + 0.03125] \text{ mAx } 5KD = 3.28125V$$

Input = 010101





ADC Input Voltage	Encoding	DAC Output Voltage
0-1	000	0.5
1-2	001	1.5
2-3	010	2.5
3-4	011	3.5
4-5	100	4.5
5-6	101	5.5
6-7	110	6.5
7-8	111	7.5

- (a) For the following input waveshape, draw the reconstructed output by the DAC. The sampling instances are marked on the input waveshape.
- (b) Comment on the quality of the reconstructed signal and how the quality would be affected if additional bits were used for both the ADC and DAC.



### Solution:





(b) Reconstructed signal roughly estimates the original input, and the quality is not very good.

Using higher number of bits for both the ADC and DAC will give a better voltage resolution. The reconstructed voltage levels would be closer to that of the originally sampled value.