

RTL Code

```
module dsp(
   A,B,C,D,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,
   RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE,
   CEA, CEB, CEM, CEC, CED, CECARRYIN, CEOPMODE, CEP, PCIN,
   BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF
   parameter AOREG = 0;
   parameter A1REG = 1;
   parameter BOREG = 0;
   parameter B1REG = 1;
   parameter CREG = 1;
   parameter DREG = 1;
   parameter MREG = 1;
   parameter PREG = 1;
   parameter CARRYINREG = 1;
   parameter CARRYOUTREG = 1;
   parameter OPMODEREG = 1;
   parameter CARRYINSEL = "OPMODE5";
   parameter B_INPUT = "DIRECT";
   parameter RSTTYPE = "SYNC";
   parameter ABD_WIDTH = 18;
   parameter CP_WIDTH = 48;
   parameter OPMODE_WIDTH = 8;
   parameter MUL_OUT_WIDTH = 36;
   input CLK;
    input RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE;
    input CEA, CEB, CEM, CEC, CED, CECARRYIN, CEOPMODE, CEP;
    input [ABD WIDTH-1: 0] A,B,D,BCIN;
    input [CP WIDTH-1: 0] C,PCIN;
    input CARRYIN;
    input [OPMODE WIDTH-1: 0]OPMODE;
   output [CP_WIDTH-1 : 0]P,PCOUT;
   output [ABD WIDTH-1 : 0]BCOUT;
   output [MUL OUT WIDTH-1: 0] M;
   output CARRYOUT, CARRYOUTF;
   wire [7:0]OPMODE_mux;
   wire [ABD WIDTH-1: 0] A mux, B mux, B mux, in, D mux, pre_adder_out, pre_mux_out;
   wire [ABD WIDTH-1: 0] mul in1, mul in2;
   wire [MUL_OUT_WIDTH-1 : 0] mul out, M mux;
   wire [CP WIDTH-1: 0] C mux,P post adder out;
   reg [CP_WIDTH-1 : 0] X_out,Z_out;
   wire CIN,carr_cascade,carry_cascade_mux,cout;
   mux ff #(.INPUT WIDTH(8), .OUTPUT WIDTH(8), .RSTTYPE(RSTTYPE)) op10 (OPMODE[7:0],OPMODE mux,OPMODEREG,CLK,RSTOPMODE,CEOPMODE);
    //inistentiation of the mux's + ff
```

```
//inistentiation of the mux's + ff
mux_ff #(.RSTTYPE(RSTTYPE)) ain (A,A_mux,A0REG,CLK,RSTA,CEA); // A
mux_ff #(.RSTTYPE(RSTTYPE)) bin (B_mux_in,B_mux,BOREG,CLK,RSTB,CEB); // B
mux_ff #(.RSTTYPE(RSTTYPE)) din (D,D_mux,DREG,CLK,RSTD,CED); // D
mux_ff #(.INPUT_WIDTH(CP_WIDTH), .OUTPUT_WIDTH(CP_WIDTH), .RSTTYPE(RSTTYPE)) cin (C,C_mux,CREG,CLK,RSTC,CEC); // C
mux_ff #(.RSTTYPE(RSTTYPE)) mul1 (pre_mux_out,mul_in1,B1REG,CLK,RSTB,CEB); // mul in1
mux ff #(.RSTTYPE(RSTTYPE)) mul2 (A mux,mul in2,A1REG,CLK,RSTA,CEA);
mux_ff #(.INPUT_WIDTH(MUL_OUT_WIDTH),.OUTPUT_WIDTH(MUL_OUT_WIDTH), .RSTTYPE(RSTTYPE)) mul_muxff(
    mul_out,M_mux,MREG,CLK,RSTM,CEM
mux_ff #(.INPUT_WIDTH(1), .OUTPUT_WIDTH(1), .RSTTYPE(RSTTYPE)) carryin (carr_cascade,CIN,CARRYINREG,CLK,RSTCARRYIN,CECARRYIN); // carry in
mux_ff #(.INPUT_WIDTH(1), .OUTPUT_WIDTH(1), .RSTTYPE(RSTTYPE)) CarryOut (cout,CARRYOUT,CARRYOUT,CARRYOUT,CARRYIN,CECARRYIN); // carry out
mux ff #(.INPUT_WIDTH(CP_WIDTH),.OUTPUT_WIDTH(CP_WIDTH), .RSTTYPE(RSTTYPE)) p_mux(
    P_post_adder_out, P, PREG, CLK, RSTP, CEP
assign B mux in = (B INPUT == "DIRECT")?B :(B INPUT == "CASCADE")? BCIN: 0;
assign pre mux out = (OPMODE mux[4])? pre adder out:B mux;
assign BCOUT = mul in1;
assign mul out = mul in1 * mul in2;
assign M = M mux;
assign carr_cascade = (CARRYINSEL == "OPMODE5")? OPMODE_mux[5]: CARRYIN;
assign pre_adder_out = (OPMODE mux[6])? (D_mux - B_mux): (D_mux + B_mux);
assign {cout,P_post_adder_out} = (OPMODE_mux[7])? (Z_out-(X_out+CIN)): (Z_out + X_out + CIN);
assign CARRYOUTF = CARRYOUT;
assign PCOUT = P;
//X MUX
always @(*) begin
   case (OPMODE_mux[1:0])
        0: X out = 48'd0;
        1: X_out = {12'd0,M_mux};
        2: X out = PCOUT;
       3: X_out = {D_mux[11:0],mul_in2,mul_in1};
//Z MUX
always @(*) begin
    case (OPMODE_mux[3:2])
        0: Z \text{ out} = 48' d0;
       1: Z out = PCIN;
        2: Z out = P;
        3: Z_out = {12'd0,C_mux};
```

Test Bench

```
module tb();
        parameter ABD_WIDTH = 18;
        parameter CP_WIDTH = 48;
         parameter OPMODE_WIDTH = 8;
        parameter MUL_OUT_WIDTH = 36;
        reg CLK;
        reg RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE;
        reg CEA, CEB, CEM, CEC, CED, CECARRYIN, CEOPMODE, CEP;
        reg [ABD_WIDTH-1 : 0] A,B,D,BCIN;
        reg [CP_WIDTH-1 : 0] C,PCIN;
        reg CARRYIN;
         reg [OPMODE WIDTH-1: 0]OPMODE;
        wire [CP_WIDTH-1: 0]P_dut,PCOUT_dut;
        wire [ABD WIDTH-1: 0]BCOUT dut;
        wire [MUL_OUT_WIDTH-1: 0] M_dut;
        wire CARRYOUT_dut, CARRYOUTF_dut;
        reg [CP_WIDTH-1 : 0]P_ex,PCOUT_ex;
        reg [ABD WIDTH-1 : 0]BCOUT ex;
        reg [MUL OUT WIDTH-1: 0] M ex;
        reg CARRYOUT_ex,CARRYOUTF_ex;
        dsp DUT(A,B,C,D,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,
        CEA,CEB,CEM,CEC,CED,CECARRYIN,CEOPMODE,CEP,PCIN,BCOUT dut,PCOUT dut,P dut,M dut,CARRYOUT dut,CARRYOUTF dut);
        initial begin
                CLK = 0;
                 forever begin
                          #1 CLK = ~CLK;
        initial begin
                 RSTA=1; RSTB=1; RSTM=1; RSTP=1; RSTC=1; RSTD=1; RSTCARRYIN=1; RSTOPMODE=1;
                 CEA=$random; CEB=$random; CEM=$random; CEC=$random; CED=$random; CECARRYIN=$random; CEOPMODE=$random; CEP=$random; CED=$random; CED=$ra
                 A=$random; B=$random; D=$random; BCIN=$random; OPMODE=$random;
                 C=$random; PCIN=$random; CARRYIN=$random;
                 @(negedge CLK)
                 if (P_dut !== 0 || PCOUT_dut !== 0 || BCOUT_dut !== 0 || M_dut !== 0 || CARRYOUT_dut !== 0 || CARRYOUTF_dut !== 0)begin
                          $display("Error in reset condition");
                          $stop;
                 RSTA=0; RSTB=0; RSTM=0; RSTP=0; RSTC=0; RSTD=0; RSTCARRYIN=0; RSTOPMODE=0;
                 CEA=1; CEB=1; CEM=1; CEC=1; CED=1; CECARRYIN=1; CEOPMODE=1; CEP=1;
                 A = 20; B = 10; C = 350; D = 25;
                 OPMODE = 8'b11011101;
                 BCIN = $random; PCIN = $random; CARRYIN = $random;
                 BCOUT ex = 18'hf;
```


```
M_{ex} = 36'h12c;
P_{ex} = 48'h32;
PCOUT_ex = 48'h32;
CARRYOUT_ex = 0;
CARRYOUTF ex = 0;
 @(negedge CLK);
if (BCOUT_dut != BCOUT_ex || M_ex != M_dut || P_dut != P_ex || PCOUT_dut != PCOUT_ex || CARRYOUT_dut != CARRYOUT_ex || CARRYOUTF_dut!=CARRYOUTF_ex) begin
    $display("Error in Path 1");
   $stop;
A=20; B=10; C=350; D=25;
OPMODE = 8'b00010000;
BCIN = $random; PCIN = $random; CARRYIN = $random;
BCOUT ex = 18'h23;
M_{ex} = 36'h2bc;
P ex = 48'h0;
PCOUT_ex = 48'h0;
CARRYOUT_ex = 0;
CARRYOUTF_ex = 0;
repeat(3)begin
 @(negedge CLK);
if (BCOUT_dut != BCOUT_ex || M_ex != M_dut || P_dut != P_ex || PCOUT_dut != PCOUT_ex || CARRYOUT_dut != CARRYOUT_ex || CARRYOUTF_dut!=CARRYOUTF_ex) begin
    $display("Error in Path 2");
    $stop;
//verify path 3
A=20; B=10; C=350; D=25;
OPMODE = 8'b00001010;
BCIN = $random; PCIN = $random; CARRYIN = $random;
BCOUT_ex = 18'ha;
M_{ex} = 36'hc8;
P_{ex} = 48'h0;
PCOUT ex = 48'h0;
CARRYOUT ex = 0;
CARRYOUTF ex = 0;
repeat(3)begin
 @(negedge CLK);
if (BCOUT_dut != BCOUT_ex || M_ex != M_dut || P_dut != P_ex || PCOUT_dut != PCOUT_ex || CARRYOUT_dut != CARRYOUT_ex || CARRYOUTF_dut!=CARRYOUTF_ex) begin
    $display("Error in Path 3");
    $stop;
```


```
$stop;
        A=5; B=6; C=350; D=25;
        OPMODE = 8'b10100111;
        BCIN = $random; PCIN = 3000; CARRYIN = $random;
        BCOUT_ex = 18'h6;
        M_ex = 36'h1e;
        P ex = 48'hfe6fffec0bb1;
        PCOUT_ex = 48'hfe6fffec0bb1;
        CARRYOUT_ex = 1;
        CARRYOUTF_ex = 1;
        repeat(3)begin
         @(negedge CLK);
        if (BCOUT_dut != BCOUT_ex || M_ex != M_dut || P_dut != P_ex || PCOUT_dut != PCOUT_ex || CARRYOUT_dut != CARRYOUT_ex || CARRYOUTF_dut!=CARRYOUTF_ex) begin
           $display("Error in Path 4");
           $stop;
        $stop;
endmodule
```

Do File

```
vlib work
vlog DSP.v MUX_FF.v DSP_tb.v
vsim -voptargs=+acc tb
add wave *
run -all
#quit -sim
```

Questa Sim Snippet






Constrain File

```
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the proj
## Clock signal
create_clock -add -name sys_clk_pin -period 10 -waveform {0 5} [get_ports CLK]
#set_property -dict { PACKAGE_PIN V17
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[1]}]
#set_property -dict { PACKAGE_PIN W16
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[2]}]
#set property -dict { PACKAGE PIN W17
                                      IOSTANDARD LVCMOS33 } [get ports {sw[3]}]
#set_property -dict { PACKAGE_PIN W15
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[4]}]
                                       IOSTANDARD LVCMOS33 } [get ports {sw[5]}]
                                       IOSTANDARD LVCMOS33 } [get_ports {sw[6]}]
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[7]}]
#set_property -dict { PACKAGE_PIN V2
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
                                       IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
#set_property -dict { PACKAGE_PIN T2
                                       IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
#set property -dict { PACKAGE PIN U1
                                      IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
#set property -dict { PACKAGE PIN T1
## LEDs
#set_property -dict { PACKAGE_PIN E19
                                       IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
                                       IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
#set_property -dict { PACKAGE_PIN W18
                                       IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
#set property -dict { PACKAGE PIN U15
                                      IOSTANDARD LVCMOS33 } [get ports {led[5]}]
#set property -dict { PACKAGE PIN U14
                                       IOSTANDARD LVCMOS33 } [get ports {led[6]}]
#set property -dict { PACKAGE PIN V14
                                       IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
#set_property -dict { PACKAGE_PIN V13
                                       IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
                                       IOSTANDARD LVCMOS33 } [get ports {led[9]}]
                                       IOSTANDARD LVCMOS33 } [get_ports {led[10]}]
                                       IOSTANDARD LVCMOS33 } [get_ports {led[11]}]
#set_property -dict { PACKAGE_PIN P3
                                       IOSTANDARD LVCMOS33 } [get_ports {led[13]}]
                                      IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
```

Elaboration








Synthesis




















Lint Tool CECID— CID— RSTCID— CEBID— RSTB D-CEM D-RSTM D-CED D-D D-D BCOUT DP DPCOUT RSTD D PCIN D CEP D RSTP D CECARRYIN D RSTCARRYIN D 1'b1 1 CARRYOUT CARRYOUTF 1b1 1 1bl 1 1'b1 1 CEAD-1'b0 0 1'b1 1 RSTOPMODE □-CARRYIN □-BCIN □-