

# DSP Project

By

Youssef Ahmed Ezzat Elsaadany

## RTL Code

```
1 module dsp(  
2     A,B,C,D,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,  
3     RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,  
4     CEA,CEB,CEM,CEC,CED,CECARRYIN,CEOPMODE,CEP,PCIN,  
5     BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF  
6 );  
7     parameter A0REG = 0;  
8     parameter A1REG = 1;  
9     parameter B0REG = 0;  
10    parameter B1REG = 1;  
11    parameter CREG = 1;  
12    parameter DREG = 1;  
13    parameter MREG = 1;  
14    parameter PREG = 1;  
15    parameter CARRYINREG = 1;  
16    parameter CARRYOUTREG = 1;  
17    parameter OPMODEREG = 1;  
18    parameter CARRYINSEL = "OPMODE5";  
19    parameter B_INPUT = "DIRECT";  
20    parameter RSTTYPE = "SYNC";  
21    parameter ABD_WIDTH = 18;  
22    parameter CP_WIDTH = 48;  
23    parameter OPMODE_WIDTH = 8;  
24    parameter MUL_OUT_WIDTH = 36;  
25    input CLK;  
26    input RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE;  
27    input CEA,CEB,CEM,CEC,CED,CECARRYIN,CEOPMODE,CEP;  
28    input [ABD_WIDTH-1 : 0] A,B,D,BCIN;  
29    input [CP_WIDTH-1 : 0] C,PCIN;  
30    input CARRYIN;  
31    input [OPMODE_WIDTH-1 : 0]OPMODE;  
32    output [CP_WIDTH-1 : 0]P,PCOUT;  
33    output [ABD_WIDTH-1 : 0]BCOUT;  
34    output [MUL_OUT_WIDTH-1 : 0] M;  
35    output CARRYOUT,CARRYOUTF;  
36    wire [7:0]OPMODE_mux;  
37    wire [ABD_WIDTH-1 : 0] A_mux,B_mux,B_mux_in,D_mux,pre_adder_out,pre_mux_out;  
38    wire [ABD_WIDTH-1 : 0] mul_in1,mul_in2;  
39    wire [MUL_OUT_WIDTH-1 : 0] mul_out,M_mux;  
40    wire [CP_WIDTH-1 : 0] C_mux,P_post_adder_out;  
41    reg [CP_WIDTH-1 : 0] X_out,Z_out;  
42    wire CIN,carr_cascade,carry_cascade_mux,cout;  
43    //Opmodesssssssss  
44    mux_ff #(.INPUT_WIDTH(8), .OUTPUT_WIDTH(8), .RSTTYPE(RSTTYPE)) op10 (OPMODE[7:0],OPMODE_mux,OPMODEREG,CLK,RSTOPMODE,CEOPMODE);  
45    //inistiation of the mux's + ff
```

```

45 //instantiation of the mux's + ff
46 mux_ff #(.RSTTYPE(RSTTYPE)) ain (A,A_mux,A0REG,CLK,RSTA,CEA); // A
47 mux_ff #(.RSTTYPE(RSTTYPE)) bin (B_mux_in,B_mux,B0REG,CLK,RSTB,CEB); // B
48 mux_ff #(.RSTTYPE(RSTTYPE)) din (D,D_mux,DREG,CLK,RSTD,CED); // D
49 mux_ff #(.INPUT_WIDTH(CP_WIDTH), .OUTPUT_WIDTH(CP_WIDTH), .RSTTYPE(RSTTYPE)) cin (C,C_mux,CREG,CLK,RSTC,CEC); // C
50 mux_ff #(.RSTTYPE(RSTTYPE)) mul1 (pre_mux_out,mul_in1,B1REG,CLK,RSTB,CEB); // mul in1
51 mux_ff #(.RSTTYPE(RSTTYPE)) mul2 (A_mux,mul_in2,A1REG,CLK,RSTA,CEA); // mul in2
52 mux_ff #(.INPUT_WIDTH(MUL_OUT_WIDTH),.OUTPUT_WIDTH(MUL_OUT_WIDTH), .RSTTYPE(RSTTYPE)) mul_muxff(
53     mul_out,M_mux,MREG,CLK,RSTM,CEM
54 );
55 mux_ff #(.INPUT_WIDTH(1), .OUTPUT_WIDTH(1), .RSTTYPE(RSTTYPE)) carryin (carr_cascade,CIN,CARRYINREG,CLK,RSTCARRYIN,CECARRYIN); // carry in
56 mux_ff #(.INPUT_WIDTH(1), .OUTPUT_WIDTH(1), .RSTTYPE(RSTTYPE)) CarryOut (cout,CARRYOUT,CARRYOUTREG,CLK,RSTCARRYIN,CECARRYIN); // carry out
57 mux_ff #(.INPUT_WIDTH(CP_WIDTH),.OUTPUT_WIDTH(CP_WIDTH), .RSTTYPE(RSTTYPE)) p_mux(
58     P_post_adder_out,P,PREG,CLK,RSTP,CEP
59 );
60 assign B_mux_in = (B_INPUT == "DIRECT")?B:(B_INPUT == "CASCADE")? BCIN: 0;
61 assign pre_mux_out = (OPMODE_mux[4])? pre_adder_out:B_mux;
62 assign BCOUT = mul_in1;
63 assign mul_out = mul_in1 * mul_in2;
64 assign M = M_mux;
65 assign carr_cascade = (CARRYINSEL == "OPMODE5")? OPMODE_mux[5]: CARRYIN;
66 assign pre_adder_out = (OPMODE_mux[6])? (D_mux - B_mux): (D_mux + B_mux);
67 assign {cout,P_post_adder_out} = (OPMODE_mux[7])? (Z_out-(X_out+CIN)): (Z_out + X_out + CIN);
68 assign CARRYOUTF = CARRYOUT;
69 assign PCOUT = P;
70 //X MUX
71 always @(*) begin
72     case (OPMODE_mux[1:0])
73         0: X_out = 48'd0;
74         1: X_out = {12'd0,M_mux};
75         2: X_out = PCOUT;
76         3: X_out = {D_mux[11:0],mul_in2,mul_in1};
77     endcase
78 end
79 //Z MUX
80 always @(*) begin
81     case (OPMODE_mux[3:2])
82         0: Z_out = 48'd0;
83         1: Z_out = PCIN;
84         2: Z_out = P;
85         3: Z_out = {12'd0,C_mux};
86     endcase
87 end

```

## Test Bench

```
1 module tb();
2     parameter ABD_WIDTH = 18;
3     parameter CP_WIDTH = 48;
4     parameter OPMODE_WIDTH = 8;
5     parameter MUL_OUT_WIDTH = 36;
6     reg CLK;
7     reg RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE;
8     reg CEA,CEB,CEM,CEC,CED,CECARRYIN,CEOPMODE,CEP;
9     reg [ABD_WIDTH-1 : 0] A,B,D,BCIN;
10    reg [CP_WIDTH-1 : 0] C,PCIN;
11    reg CARRYIN;
12    reg [OPMODE_WIDTH-1 : 0]OPMODE;
13    wire [CP_WIDTH-1 : 0]P_dut,PCOUT_dut;
14    wire [ABD_WIDTH-1 : 0]BCOUT_dut;
15    wire [MUL_OUT_WIDTH-1 : 0] M_dut;
16    wire CARRYOUT_dut,CARRYOUTF_dut;
17    reg [CP_WIDTH-1 : 0]P_ex,PCOUT_ex;
18    reg [ABD_WIDTH-1 : 0]BCOUT_ex;
19    reg [MUL_OUT_WIDTH-1 : 0] M_ex;
20    reg CARRYOUT_ex,CARRYOUTF_ex;
21    dsp DUT(A,B,C,D,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,
22    CEA,CEB,CEM,CEC,CED,CECARRYIN,CEOPMODE,CEP,PCIN,BCOUT_dut,PCOUT_dut,P_dut,M_dut,CARRYOUT_dut,CARRYOUTF_dut);
23    initial begin
24        CLK = 0;
25        forever begin
26            #1 CLK = ~CLK;
27        end
28    end
29    initial begin
30        RSTA=1; RSTB=1; RSTM=1; RSTP=1;RSTC=1; RSTD=1; RSTCARRYIN=1; RSTOPMODE=1;
31        CEA=$random; CEB=$random; CEM=$random; CEC=$random; CED=$random; CECARRYIN=$random; CEOPMODE=$random; CEP=$random;
32        A=$random; B=$random; D=$random; BCIN=$random; OPMODE=$random;
33        C=$random; PCIN=$random; CARRYIN=$random;
34        @(negedge CLK)
35        if (P_dut != 0 || PCOUT_dut != 0 || BCOUT_dut != 0 || M_dut != 0 || CARRYOUT_dut != 0 || CARRYOUTF_dut != 0)begin
36            $display("Error in reset condition");
37            $stop;
38        end
39        RSTA=0; RSTB=0; RSTM=0; RSTP=0; RSTC=0; RSTD=0; RSTCARRYIN=0; RSTOPMODE=0;
40        CEA=1; CEB=1; CEM=1; CEC=1; CED=1; CECARRYIN=1; CEOPMODE=1; CEP=1;
41        //verify path 1
42        A = 20; B = 10; C = 350; D = 25;
43        OPMODE = 8'b11011101;
44        BCIN = $random; PCIN = $random; CARRYIN = $random;
45        BCOUT_ex = 18'hf;
```

```

46 M_ex = 36'h12c;
47 P_ex = 48'h32;
48 PCOUT_ex = 48'h32;
49 CARRYOUT_ex = 0;
50 CARRYOUTF_ex = 0;
51 repeat(4)begin
52     @(negedge CLK);
53 end
54 if (BCOUT_dut != BCOUT_ex || M_ex != M_dut || P_dut != P_ex || PCOUT_dut != PCOUT_ex || CARRYOUT_dut != CARRYOUT_ex || CARRYOUTF_dut != CARRYOUTF_ex) begin
55     $display("Error in Path 1");
56     $stop;
57 end
58 //verify path 2
59 A=20; B=10; C=350; D=25;
60 OPMODE = 8'b00010000;
61 BCIN = $random; PCIN = $random; CARRYIN = $random;
62 BCOUT_ex = 18'h23;
63 M_ex = 36'h2bc;
64 P_ex = 48'h0;
65 PCOUT_ex = 48'h0;
66 CARRYOUT_ex = 0;
67 CARRYOUTF_ex = 0;
68 repeat(3)begin
69     @(negedge CLK);
70 end
71 if (BCOUT_dut != BCOUT_ex || M_ex != M_dut || P_dut != P_ex || PCOUT_dut != PCOUT_ex || CARRYOUT_dut != CARRYOUT_ex || CARRYOUTF_dut != CARRYOUTF_ex) begin
72     $display("Error in Path 2");
73     $stop;
74 end
75 //verify path 3
76 A=20; B=10; C=350; D=25;
77 OPMODE = 8'b00001010;
78 BCIN = $random; PCIN = $random; CARRYIN = $random;
79 BCOUT_ex = 18'ha;
80 M_ex = 36'hc8;
81 P_ex = 48'h0;
82 PCOUT_ex = 48'h0;
83 CARRYOUT_ex = 0;
84 CARRYOUTF_ex = 0;
85 repeat(3)begin
86     @(negedge CLK);
87 end
88 if (BCOUT_dut != BCOUT_ex || M_ex != M_dut || P_dut != P_ex || PCOUT_dut != PCOUT_ex || CARRYOUT_dut != CARRYOUT_ex || CARRYOUTF_dut != CARRYOUTF_ex) begin
89     $display("Error in Path 3");
90     $stop;

```

```

90     $stop;
91 end
92 //verify path 4
93 A=5; B=6; C=350; D=25;
94 OPMODE = 8'b10100111;
95 BCIN = $random; PCIN = 3000; CARRYIN = $random;
96 BCOUT_ex = 18'h6;
97 M_ex = 36'h1e;
98 P_ex = 48'hfe6fffec0bb1;
99 PCOUT_ex = 48'hfe6fffec0bb1;
100 CARRYOUT_ex = 1;
101 CARRYOUTF_ex = 1;
102 repeat(3)begin
103     @(negedge CLK);
104 end
105 if (BCOUT_dut != BCOUT_ex || M_ex != M_dut || P_dut != P_ex || PCOUT_dut != PCOUT_ex || CARRYOUT_dut != CARRYOUT_ex || CARRYOUTF_dut!=CARRYOUTF_ex) begin
106     $display("Error in Path 4");
107     $stop;
108 end
109 $stop;
110 end
111 endmodule

```


## Do File


```

1  vlib work
2  vlog DSP.v MUX_FF.v DSP_tb.v
3  vsim -voptargs=+acc tb
4  add wave *
5  run -all
6  #quit -sim
7

```

Questa Sim Snippet









## Constrain File

```
1  ## This file is a general .xdc for the Basys3 rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6  ## Clock signal
7  set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports CLK]
8  create_clock -add -name sys_clk_pin -period 10 -waveform {0 5} [get_ports CLK]
9
10
11  ## Switches
12  #set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {sw[0]}]
13  #set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {sw[1]}]
14  #set_property -dict { PACKAGE_PIN W16    IOSTANDARD LVCMOS33 } [get_ports {sw[2]}]
15  #set_property -dict { PACKAGE_PIN W17    IOSTANDARD LVCMOS33 } [get_ports {sw[3]}]
16  #set_property -dict { PACKAGE_PIN W15    IOSTANDARD LVCMOS33 } [get_ports {sw[4]}]
17  #set_property -dict { PACKAGE_PIN V15    IOSTANDARD LVCMOS33 } [get_ports {sw[5]}]
18  #set_property -dict { PACKAGE_PIN W14    IOSTANDARD LVCMOS33 } [get_ports {sw[6]}]
19  #set_property -dict { PACKAGE_PIN W13    IOSTANDARD LVCMOS33 } [get_ports {sw[7]}]
20  #set_property -dict { PACKAGE_PIN V2     IOSTANDARD LVCMOS33 } [get_ports {sw[8]}]
21  #set_property -dict { PACKAGE_PIN T3     IOSTANDARD LVCMOS33 } [get_ports {sw[9]}]
22  #set_property -dict { PACKAGE_PIN T2     IOSTANDARD LVCMOS33 } [get_ports {sw[10]}]
23  #set_property -dict { PACKAGE_PIN R3     IOSTANDARD LVCMOS33 } [get_ports {sw[11]}]
24  #set_property -dict { PACKAGE_PIN W2     IOSTANDARD LVCMOS33 } [get_ports {sw[12]}]
25  #set_property -dict { PACKAGE_PIN U1     IOSTANDARD LVCMOS33 } [get_ports {sw[13]}]
26  #set_property -dict { PACKAGE_PIN T1     IOSTANDARD LVCMOS33 } [get_ports {sw[14]}]
27  #set_property -dict { PACKAGE_PIN R2     IOSTANDARD LVCMOS33 } [get_ports {sw[15]}]
28
29
30  ## LEDs
31  #set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {led[0]}]
32  #set_property -dict { PACKAGE_PIN E19    IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
33  #set_property -dict { PACKAGE_PIN U19    IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
34  #set_property -dict { PACKAGE_PIN V19    IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
35  #set_property -dict { PACKAGE_PIN W18    IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
36  #set_property -dict { PACKAGE_PIN U15    IOSTANDARD LVCMOS33 } [get_ports {led[5]}]
37  #set_property -dict { PACKAGE_PIN U14    IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
38  #set_property -dict { PACKAGE_PIN V14    IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
39  #set_property -dict { PACKAGE_PIN V13    IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
40  #set_property -dict { PACKAGE_PIN V3     IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
41  #set_property -dict { PACKAGE_PIN W3     IOSTANDARD LVCMOS33 } [get_ports {led[10]}]
42  #set_property -dict { PACKAGE_PIN U3     IOSTANDARD LVCMOS33 } [get_ports {led[11]}]
43  #set_property -dict { PACKAGE_PIN P3     IOSTANDARD LVCMOS33 } [get_ports {led[12]}]
44  #set_property -dict { PACKAGE_PIN N3     IOSTANDARD LVCMOS33 } [get_ports {led[13]}]
45  #set_property -dict { PACKAGE_PIN P1     IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
```

## Elaboration





# Synthesis

Tcl Console Messages x Log Reports Design Runs Timing Debug ? \_ □ □

Warning (78) Info (257) Status (474) Show All

- Vivado Commands (3 infos)
  - General Messages (3 infos)
    - [IP\_Flow 19-234] Refreshing IP repositories
    - [IP\_Flow 19-1704] No user IP repositories specified
    - [IP\_Flow 19-2313] Loaded Vivado IP repository 'E:/Programs/Vivado/2018.2/data/ip'.
  - Elaborated Design (19 warnings, 15 infos)
    - General Messages (19 warnings, 15 infos)
      - [Synth 8-6157] synthesizing module 'dsp' [DSP.v:1] (5 more like this)
      - [Synth 8-6155] done synthesizing module 'mux\_ff' (1#1) [MUX\_FF.v:1] (5 more like this)





Utilization						
Hierarchy						
Name	Slice LUTs (134600)	Slice Registers (269200)	DSP s (740)	Bonded IOB (500)	BUFCTRL (32)	
▼ N dsp	230	160	1	327	1	
I carryin (mux_ff_para...	1	1	0	0	0	
I CarryOut (mux_ff_par...	0	1	0	0	0	
I cin (mux_ff_paramete...	0	48	0	0	0	
I din (mux_ff_paramet...	0	18	0	0	0	
I mul1 (mux_ff_param...	0	18	0	0	0	
I mul2 (mux_ff_param...	0	18	0	0	0	
I op4 (mux_ff_paramet...	18	1	0	0	0	
I op5 (mux_ff_paramet...	0	1	0	0	0	
I op6 (mux_ff_paramet...	17	1	0	0	0	
I op7 (mux_ff_paramet...	0	1	0	0	0	
I op10 (mux_ff)	97	2	0	0	0	
I op32 (mux_ff_3)	96	2	0	0	0	
I p_mux (mux_ff_para...	0	48	0	0	0	

utilization\_1

Utilization | Tcl Console | Messages | Log | Reports | Design Runs | **Timing** | Debug

Design Timing Summary

General Information  
Timer Settings  
**Design Timing Summary**  
Clock Summary (1)  
Check Timing (326)  
Intra-Clock Paths  
Inter-Clock Paths  
Other Path Groups  
User Ignored Paths  
Unconstrained Paths

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.168 ns	Worst Hold Slack (WHS): 0.182 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 106	Total Number of Endpoints: 106	Total Number of Endpoints: 162

All user specified timing constraints are met.

## Implementation

Tcl Console | **Messages** | Log | Reports | Design Runs | Power | DRC | Methodology | Timing

Warning (78) Info (260) Status (475) Show All

Vivado Commands (3 Infos)  
General Messages (3 Infos)  
[IP\_Flow 19-234] Refreshing IP repositories  
[IP\_Flow 19-1704] No user IP repositories specified  
[IP\_Flow 19-2313] Loaded Vivado IP repository 'E:/Programs/Vivado/2018.2/data/ip'.  
Elaborated Design (19 warnings, 15 Infos)  
General Messages (19 warnings, 15 Infos)  
[Synth 8-6157] synthesizing module 'dsp' [DSP.v:1] (5 more like this)  
[Synth 8-6155] done synthesizing module 'mux\_ff (1#1)' [MUX\_FF.v:1] (5 more like this)

Tcl Console | Messages | Log | Reports | Design Runs | Power | DRC | Methodology | Timing | **Utilization**

Hierarchy

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)
<b>N dsp</b>	229	179	97	229	50	1	327	1
carryin (mux_ff_paramet...)	1	1	1	1	1	0	0	0
CarryOut (mux_ff_paramet...)	0	2	2	0	0	0	0	0
cin (mux_ff_paramet...)	0	48	13	0	0	0	0	0
din (mux_ff_paramet...)	0	18	9	0	0	0	0	0
mul1 (mux_ff_paramet...)	0	36	11	0	0	0	0	0
mul2 (mux_ff_paramet...)	0	18	7	0	0	0	0	0
op4 (mux_ff_paramet...)	18	1	6	18	0	0	0	0
op5 (mux_ff_paramet...)	0	1	1	0	0	0	0	0
op6 (mux_ff_paramet...)	17	1	6	17	0	0	0	0
op7 (mux_ff_paramet...)	0	1	1	0	0	0	0	0
op10 (mux_ff)	97	2	32	97	0	0	0	0
op32 (mux_ff_3)	96	2	32	96	0	0	0	0
p_mux (mux_ff_paramet...)	0	48	12	0	0	0	0	0

Summary  
Slice Logic  
  Slice LUTs (<1%)  
    LUT as Logic (<1%)  
  Slice Registers (<1%)  
  Register as Flip Flop (<1%)  
  Slice Logic Distribution  
    Slice (<1%)  
      SLICEM  
      SLICEL  
  LUT Flip Flop Pairs (<1%)  
    LUT-FF pairs with one  
    LUT-FF pairs with one  
  LUT as Logic (<1%)  
    using O5 and O6  
    using O6 output only  
Memory  
  DSP  
    DSPs (<1%)  
      DSP48E1 only  
  IO and GT Specific  
    Bonded IOB (65%)  
      IOB Slave Pads  
      IOB Master Pads  
  Clocking






Design Timing Summary

- General Information
- Timer Settings
- Design Timing Summary
- Clock Summary (1)
- > Check Timing (326)
- > Intra-Clock Paths
- Inter-Clock Paths
- Other Path Groups
- User Ignored Paths
- Unconstrained Paths

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.804 ns	Worst Hold Slack (WHS): 0.273 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 125	Total Number of Endpoints: 125	Total Number of Endpoints: 181

All user specified timing constraints are met.





# Lint Tool

