

# PIC16F/LF1826/27 Data Sheet

18/20/28-Pin Flash Microcontrollers with nanoWatt XLP Technology

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC<sup>32</sup> logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEŁLOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### 18/20/28-Pin Flash Microcontrollers with nanoWatt XLP Technology

#### **High-Performance RISC CPU:**

- · C Compiler Optimized Architecture
- · 256 bytes Data EEPROM
- Up to 4 Kbytes Linear Program Memory Addressing
- · Up to 384 bytes Linear Data Memory Addressing
- · Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- · Direct, Indirect and Relative Addressing modes:
  - Two full 16-bit File Select Registers (FSRs)
  - FSRs can read program and data memory

#### Flexible Oscillator Structure:

- · Precision 32 MHz Internal Oscillator Block:
  - Factory calibrated to ± 1%, typical
  - Software selectable frequencies range of 31 kHz to 32 MHz
- · 31 kHz Low-Power Internal Oscillator
- · Four Crystal modes up to 32 MHz
- · Three External Clock modes up to 32 MHz
- · 4X Phase Lock Loop (PLL)
- · Fail-Safe Clock Monitor:
  - Allows for safe shutdown if peripheral clock stops
- · Two-Speed Oscillator Start-up
- · Reference Clock Module:
  - Programmable clock output frequency and duty-cycle

#### **Special Microcontroller Features:**

- Full 5.5V Operation PIC16F1826/27
- 1.8V-3.6V Operation PIC16LF1826/27
- · Self-reprogrammable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- · Programmable Brown-out Reset (BOR)
- Extended Watchdog Timer (WDT):
- Programmable period from 1ms to 268s
- · Programmable Code Protection
- In-Circuit Serial Programming™ (ICSP™) via two pins
- · In-Circuit Debug (ICD) via two pins
- · Enhance Low-Voltage Programming
- · Power-Saving Sleep mode

## Extreme Low-Power Management PIC16LF1826/27 with nanoWatt XLP:

Sleep mode: 30 nA

Watchdog Timer: 500 nA

Timer1 Oscillator: 600 nA @ 32 kHz

#### **Analog Features:**

- · Analog-to-Digital Converter (ADC) Module:
  - 10-bit resolution, 12 channels
  - Auto acquisition capability
  - Conversion available during Sleep
- · Analog Comparator Module:
  - Two rail-to-rail analog comparators
  - Power mode control
  - Software controllable hysteresis
- · Voltage Reference Module:
  - Fixed Voltage Reference (FVR) with 1.024V,
     2.048V and 4.096V output levels
  - 5-bit rail-to-rail resistive DAC with positive and negative reference selection

#### **Peripheral Highlights:**

- 15 I/O Pins and 1 Input Only Pin:
  - High current sink/source 25 mA/25 mA
  - Programmable weak pull-ups
  - Programmable interrupt-on- change pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
- Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Gate Input mode
  - Dedicated, low-power 32 kHz oscillator driver
- Up to three Timer2-types: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- · Up to two Capture, Compare, PWM (CCP) Modules
- Up to two Enhanced CCP (ECCP) Modules:
  - Software selectable time bases
  - Auto-shutdown and auto-restart
  - PWM steering
- Up to two Master Synchronous Serial Port (MSSP) with SPI and I<sup>2</sup>C<sup>™</sup> with:
  - 7-bit address masking
  - SMBus/PMBus™ compatibility
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) Module
- mTouch™ Sensing Oscillator Module:
- Up to 12 input channels
- · Data Signal Modulator Module:
  - Selectable modulator and carrier sources
- SR Latch:
  - Multiple Set/Reset input options
- Emulates 555 Timer applications

### PIC16F/LF1826/27 Family Types


	Program Memory	=			(ch)	(ch)	rs	16-bit)			idge)	idge)		
Device	Words SRAM (bytes)		Data EEPROM (bytes)	1/O's <sup>(1)</sup>	10-bit ADC	CapSense (	Comparator	Timers (8/16	EUSART	MSSP	ECCP (Full-Bridge)	ECCP (Half-Bridge)	CCP	SR Latch
PIC16LF1826	2K	256	256	16	12	12	2	2/1	1	1	1	_	_	Yes
PIC16F1826	2K	256	256	16	12	12	2	2/1	1	1	1	_	_	Yes
PIC16LF1827	4K	384	256	16	12	12	2	4/1	1	2	1	1	2	Yes
PIC16F1827	4K	384	256	16	12	12	2	4/1	1	2	1	1	2	Yes

Note 1: One pin is input only.

#### RB6/AN5/CPS5/T1CKI/T1OSI/P1C<sup>(1,3)</sup>/CCP2<sup>(1,2)</sup>/P2A<sup>(1,2)</sup>/ICSPCLK RB6/AN5/CPS5/T1CKI/T10SI/P1C<sup>(1)</sup>/CCP2<sup>(1,2)</sup>/P2A<sup>(1,2)</sup>/ICSPCLK RB7/AN6/CPS6/T10SO/P1D<sup>(1)</sup>/P2B<sup>(1,2)</sup>/MDCIN1/ICSPDAT RB7/AN6/CPS6/T1OSO/P1D(1)/P2B(1,2)/MDCIN1/ICSPDAT $RB5/AN7/CPS7/P1B/TX^{(1)}/CK^{(1)}/SCL2^{(2)}/SCK2^{(2)}/\overline{SS1}^{(1)}$ RA6/OSC2/CLKOUT/CLKR/P1D<sup>(1)</sup>/P2B<sup>(1,2)</sup>/SDO1<sup>(1)</sup> RA6/OSC2/CLKOUT/CLKR/P1D(1)/P2B(1,2)/SDO1(1) RA7/OSC1/CLKIN/P1C<sup>(1)</sup>/CCP2<sup>(1,2)</sup>/P2A<sup>(1,2)</sup> RB4/AN8/CPS8/SCL1/SCK1/MDCIN2 RB4/AN8/CPS8/SCL1/SCK1/MDCIN2 RA0/AN0/CPS0/C12IN0-/SDO2<sup>(2)</sup> RA0/AN0/CPS0/C12IN0-/SDO2<sup>(2)</sup> RA1/AN1/CPS1/C12IN1-/SS2(2) RA1/AN1/CPS1/C12IN1-/SS2(2) V<sub>DD</sub> 15 13 12 17 14 19 18 1 16 5 4 PIC16F/LF1826/27 PIC16F/LF1826/27 Pin feature is dependent on device configuration. ECCP2, CCP3, CCP4, MSSP2 functions are only available on the PIC16F/LF1827. Pin feature is dependent on device configuration. ECCP2, CCP3, CCP4, MSSP2 functions are only available on the PIC16F/LF1827. RB3/AN9/CPS9/MDOUT/CCP1<sup>(1)</sup>/P1A<sup>(1)</sup> RA4/AN4/CPS4/C2OUT/T0CKI/CCP4<sup>(2)</sup>/SRNQ RA3/AN3/CPS3/C12IN3-/C1IN+/VREF+/C10UT/CCP3<sup>(2)</sup>/SRQ RB0/SRI/T1G/CCP1(1)/P1A(1)/INT/SRI/FLT0 RB1/AN11/CPS11/RX<sup>(1)</sup>/DT<sup>(1)</sup>/SDA1/SDI1 $RB2/AN10/CPS10/MDMIN/TX^{(1)}/CK^{(1)}/RX^{(1)}/DT^{(1)}/SDA2^{(2)}/SDI2^{(2)}/SDO1^{(1)}$ RA5/MCLR/VPP/SS1(1,2) Vss Vss RB0/SRI/T1G/CCP1<sup>(1)</sup>/P1A<sup>(1)</sup>/INT/FLT0 $RB2/AN10/CPS10/MDMIN/TX^{(1,3)}/CK^{(1,3)}/RX^{(1)}/DT^{(1)}/SDA2^{(2)}/SDI2^{(2)}/SDO1^{(1,3)}$ RB3/AN9/CPS9/MDOUT/CCP1<sup>(1)</sup>/P1A<sup>(1)</sup> RA2/AN2/CPS2/C12IN2-/C12IN+/VREF-/DACOUT RA4/AN4/CPS4/C2OUT/T0CKI/CCP4<sup>(2)</sup>/SRNQ RA2/AN2/CPS2/C12IN2-/C12IN+/VREF-/DACOUT RA3/AN3/CPS3/C12IN3-/C1IN+/VREF+/C10UT/CCP3<sup>(2)</sup>/SRQ RB1/AN11/CPS11/RX<sup>(1,3)</sup>/DT<sup>(1,3)</sup>/SDA1/SDI1 20-Pin SSOP (PIC16F/LF1826/27) Pin Diagram <del>∵</del> ∺ PDIP, SOIC Note Note SSOP

Pin Diagram – 18-Pin PDIP, SOIC (PIC16F/LF1826/27)

#### Pin Diagram – 28-Pin QFN/UQFN (PIC16F/LF1826/27)



18/20/28-PIN SUMMARY (PIC16F/LF1826/27) TABLE 1:

-																			
	Basic	I	-	-	I	1	MCLR, VPP	OSC2 CLKOUT CLKR	OSC1 CLKIN	I	_	I	-	-	I	ICSPCLK/ ICDCLK	ICSPDAT/ ICDDAT	VDD	Vss
	Pull-up	z	z	z	z	z	γ(3)	z	z	>	<b>&gt;</b>	<b>\</b>	<b>&gt;</b>	<b>&gt;</b>	>	>	<b>&gt;</b>	I	1
	Modulator	I	ı	I	I	I	I	I	I	I	I	MDMIN	MDOUT	MDCIN2	Ţ	I	MDCIN1	I	1
	Interrupt	I	ı	I	I	1	Ι	I	I	INT	100	100	100	100	0C	10C	IOC	I	1
	MSSP	SDO2 <sup>(2)</sup>	SS2 <sup>(2)</sup>	I	I	ı	SS1(1)	SDO1 <sup>(1)</sup>	I	I	SDA1 SDI1	SDA2 <sup>(2)</sup> SDI2 <sup>(2)</sup> SDO1 <sup>(1,4)</sup>	_	SCL1 SCK1	SCL2 <sup>(2)</sup> SCK2 <sup>(2)</sup> SS1 <sup>(1,4)</sup>	I	_	1	1
	EUSART	1	I	I	I	1	_	I	I	I	RX <sup>(1,4)</sup> DT <sup>(1,4)</sup>	RX <sup>(1)</sup> DT <sup>(1)</sup> TX <sup>(1,4)</sup> CK <sup>(1,4)</sup>	Ι	Ι	TX <sup>(1)</sup> CK <sup>(1)</sup>	I	_	1	1
	ССР	I	ı	I	CCP3 <sup>(2)</sup>	CCP4 <sup>(2)</sup>	-	P1D <sup>(1)</sup> P2B <sup>(1,2)</sup>	P1C <sup>(1)</sup> CCP2 <sup>(1,2)</sup> P2A <sup>(1,2)</sup>	CCP1 <sup>(1)</sup> P1A <sup>(1)</sup> FLT0	-	I	CCP1 <sup>(1,4)</sup> P1A <sup>(1,4)</sup>	I	P1B	P1C <sup>(1,4)</sup> CCP2 <sup>(1,2,4)</sup> P2A <sup>(1,2,4)</sup>	P1D <sup>(1,4)</sup> P2B <sup>(1,2,4)</sup>	I	1
	Timers	I	I	I	1	TOCKI	I	1	1	T1G	I	I	I	1	1	T1CKI T10SI	T10S0	I	1
	SR Latch	I	I	I	SRQ	SRNQ	Ι	I	I	SRI	I	I	I	I	I	I	I	I	1
•	Comparator	C12IN0-	C12IN1-	C12IN2- C12IN+	C12IN3- C1IN+ C10UT	C2OUT	_	I	-	I	I	_	I	I	I	I	_	I	1
	Cap Sense	CPS0	CPS1	CPS2	CPS3	CPS4	I	1	I	1	CPS11	CPS10	CPS9	CPS8	CPS7	CPS5	CPS6	I	Ι
•	Reference	I	ı	VREF- DACOUT	VREF+	1	I	1	1	1	I	I	I	I	I	I	I	ı	I
	A/D	ANO	AN1	AN2	AN3	AN4	ı	I	_	I	AN11	AN10	6NY	8N8	AN7	AN5	AN6	-	1
	ANSEL	>	>	>	>-	>	z	z	Z	z	λ.	<b>\</b>	Ь	<b>,</b>	>	>	<b>&gt;</b>	Ι	1
	28-Pin QFN/UQFN	23	24	26	27	28	-	20	21	7	8	6	10	12	13	15	16	17,19	3,5
	20-Pin SSOP	19	20	-	2	က	4	17	18	7	8	6	10	11	12	13	14	15,16	5,6
	18-Pin PDIP/SOIC	17	18	~	2	ဗ	4	15	16	9	7	8	6	10	=	12	13	14	2
	1/0	RA0	RA1	RA2	RA3	RA4	RA5	RA6	RA7	RB0	RB1	RB2	RB3	RB4	RB5	RB6	RB7	Vpp	Vss

**∺** % % 4

Pin functions can be moved using the APFCON register(s)
Functions are only available on the PIC16F/LF1827.
Weak pull-up always enabled when MCLR is enabled, otherwise the pull-up is under user control.
Default function location.

#### **Table of Contents**

1.0	Device Overview	
2.0	Enhanced Mid-range CPU	
3.0	Memory Organization	19
4.0	Device Configuration	
5.0	Oscillator Module (With Fail-Safe Clock Monitor)	55
6.0	Reference Clock Module	71
7.0	Resets	75
8.0	Interrupts	83
9.0	Power-Down Mode (Sleep)	99
10.0	Watchdog Timer (WDT)	101
11.0	Data EEPROM and Flash Program Memory Control	105
12.0	I/O Ports	
13.0		
	Fixed Voltage Reference (FVR)	
15.0	Analog-to-Digital Converter (ADC) Module	137
16.0	Digital-to-Analog Converter (DAC) Module	151
17.0	Comparator Module	157
18.0	SR Latch	167
19.0	Timer0 Module	173
21.0	Timer1 Module	177
	Timer2/4/6 Modules	
23.0	Data Signal Modulator (DSM)	
24.0	Capture/Compare/PWM (ECCP1, ECCP2, ECCP3, CCP4) Modules	203
25.0	Master Synchronous Serial Port (MSSP) Module	
26.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	287
	Capacitive Sensing Module	
28.0	In-Circuit Serial Programming™ (ICSP™)	321
	Instruction Set Summary	
30.0	Electrical Specifications	337
31.0	DC and AC Characteristics Graphs and Tables	371
32.0	Development Support	373
33.0	Packaging Information	377
	endix A: Revision History	
Appe	endix B: Device Differences	387
Index	x	389
The I	Microchip Web Site	397
Custo	omer Change Notification Service	397
Custo	omer Support	397
Read	der Response	398
Drodi	luct Identification System	300

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

© 2009 Microchip Technology Inc. Preliminary DS41391B-page 9

NOTES:

#### 1.0 DEVICE OVERVIEW

The PIC16F/LF1826/27 are described within this data sheet. They are available in 18/20/28-pin packages. Figure 1-1 shows a block diagram of the PIC16F/LF1826/27 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

9	
PIC16F/LF1826	PIC16F/LF1827
ADC •	•
Capacitive Sensing Module	•
Digital-to-Analog Converter (DAC) •	•
Digital Signal Modulator (DSM) •	•
EUSART •	•
Fixed Voltage Reference (FVR)	•
Reference Clock Module •	•
SR Latch •	•
Capture/Compare/PWM Modules	
ECCP1 •	•
ECCP2	•
CCP3	•
CCP4	•
Comparators	
C1 •	•
C2 •	•
Master Synchronous Serial Ports	
MSSP1 •	•
MSSP2	•
Timers	
Timer0 •	•
Timer1 ●	•
Timer2 •	•
Timer4	•
Timer6	•

© 2009 Microchip Technology Inc. Preliminary DS41391B-page 11




FIGURE 1-1: PIC16F/LF1826/27 BLOCK DIAGRAM

TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C12IN0-/	RA0	TTL	CMOS	General purpose I/O.
SDO2 <sup>(2)</sup>	AN0	AN	_	A/D Channel 0 input.
	CPS0	AN	_	Capacitive sensing input 0.
	C12IN0-	AN	_	Comparator C1 or C2 negative input.
	SDO2	_	CMOS	SPI data output.
RA1/AN1/CPS1/C12IN1-/SS2 <sup>(2)</sup>	RA1	TTL	CMOS	General purpose I/O.
	AN1	AN	_	A/D Channel 1 input.
	CPS1	AN	_	Capacitive sensing input 1.
	C12IN1-	AN	_	Comparator C1 or C2 negative input.
	SS2	ST	_	Slave Select input 2.
RA2/AN2/CPS2/C12IN2-/	RA2	TTL	CMOS	General purpose I/O.
C12IN+/VREF-/DACOUT	AN2	AN	_	A/D Channel 2 input.
	CPS2	AN	_	Capacitive sensing input 2.
	C12IN2-	AN	_	Comparator C1 or C2 negative input.
	C12IN+	AN	_	Comparator C1 or C2 positive input.
	VREF-	AN	_	A/D Negative Voltage Reference input.
	DACOUT	_	AN	Voltage Reference output.
RA3/AN3/CPS3/C12IN3-/C1IN+/	RA3	TTL	CMOS	General purpose I/O.
VREF+/C1OUT/CCP3 <sup>(2)</sup> /SRQ	AN3	AN	_	A/D Channel 3 input.
	CPS3	AN	_	Capacitive sensing input 3.
	C12IN3-	AN	_	Comparator C1 or C2 negative input.
	C1IN+	AN	_	Comparator C1 positive input.
	VREF+	AN	_	A/D Voltage Reference input.
	C10UT	_	CMOS	Comparator C1 output.
	CCP3	ST	CMOS	Capture/Compare/PWM3.
	SRQ		CMOS	SR Latch non-inverting output.
RA4/AN4/CPS4/C2OUT/T0CKI/	RA4	TTL	CMOS	General purpose I/O.
CCP4 <sup>(2)</sup> /SRNQ	AN4	AN	_	A/D Channel 4 input.
	CPS4	AN	_	Capacitive sensing input 4.
	C2OUT		CMOS	Comparator C2 output.
	T0CKI	ST	_	Timer0 clock input.
	CCP4	ST	CMOS	Capture/Compare/PWM4.
	SRNQ		CMOS	SR Latch inverting output.
RA5/MCLR/VPP/SS1(1,2)	RA5	TTL	CMOS	General purpose I/O.
	MCLR	ST	_	Master Clear with internal pull-up.
	VPP	HV	_	Programming voltage.
	SS1	ST	_	Slave Select input 1.

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$  HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON register(s).

2: Functions are only available on the PIC16F/LF1827.

3: Default function location.

© 2009 Microchip Technology Inc. Preliminary DS41391B-page 13

TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA6/OSC2/CLKOUT/CLKR/	RA6	TTL	CMOS	General purpose I/O.
P1D <sup>(1)</sup> /P2B <sup>(1,2)</sup> /SDO1 <sup>(1)</sup>	OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	_	CMOS	Fosc/4 output.
	CLKR	_	CMOS	Clock Reference Output.
	P1D	_	CMOS	PWM output.
	P2B	_	CMOS	PWM output.
	SDO1	_	CMOS	SPI data output 1.
RA7/OSC1/CLKIN/P1C(1)/	RA7	TTL	CMOS	General purpose I/O.
CCP2 <sup>(1,2)</sup> /P2A <sup>(1,2)</sup>	OSC1	XTAL		Crystal/Resonator (LP, XT, HS modes).
	CLKIN	CMOS	_	External clock input (EC mode).
	P1C	_	CMOS	PWM output.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
	P2A	_	CMOS	PWM output.
RB0/T1G/CCP1 <sup>(1)</sup> /P1A <sup>(1)</sup> /INT/ SRI/FLT0	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	T1G	ST		Timer1 Gate input.
	CCP1	ST	CMOS	Capture/Compare/PWM1.
	P1A	_	CMOS	PWM output.
	INT	ST	_	External interrupt.
	SRI	ST	_	SR Latch input.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
RB1/AN11/CPS11/RX <sup>(1,3)</sup> / DT <sup>(1,3)</sup> /SDA1/SDI1	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN11	AN		A/D Channel 11 input.
	CPS11	AN		Capacitive sensing input 11.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	SDA1	I <sup>2</sup> C™	OD	I <sup>2</sup> C™ data input/output 1.
	SDI1	CMOS		SPI data input 1.
RB2/AN10/CPS10/MDMIN/ TX <sup>(1,3)</sup> /CK <sup>(1,3)</sup> /RX <sup>(1)</sup> /DT <sup>(1)</sup> /	RB2	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
SDA2 <sup>(2)</sup> /SDI2 <sup>(2)</sup> /SDO1 <sup>(1,3)</sup>	AN10	AN	_	A/D Channel 10 input.
	CPS10	AN		Capacitive sensing input 10.
	MDMIN	_	CMOS	Modulator source input.
	TX	_	CMOS	USART asynchronous transmit.
	CK	ST	CMOS	USART synchronous clock.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	SDA2	I <sup>2</sup> C™	OD	I <sup>2</sup> C™ data input/output 2.
	SDI2	ST		SPI data input 2.
	SDO1	_	CMOS	SPI data output 1.

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$  HV = High Voltage ST = Schmitt Trigger input with S

Note 1: Pin functions can be moved using the APFCON register(s).

2: Functions are only available on the PIC16F/LF1827.

3: Default function location.

TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION (CONTINUED)

RB3ANPCPS9/NDOUT/ CCP1 (1.3)P1A(1.3)         RB3         TTL CMOS         CMOS General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.           AN9         AN         — AD Channel 9 input.           CPS9         AN         — Capacitive sensing input 9.           MDOUT         — CMOS         Modulator output.           CCP1         ST         CMOS         PWM output.           RB4/AN8/CPS8/SCL1/SCK1/ MDCIN2         RB4         TTL CMOS         CMOS PWM output.           RB4         AN         — AD Channel 8 input.           CPS8         AN         — Capacitive sensing input 8.           SCL1         SCL1         SCL1         SCM         SCM         SCM         SCM         SCM         SCM         SCM         ACM         ACM <t< th=""><th>Name</th><th>Function</th><th>Input Type</th><th>Output Type</th><th>Description</th></t<>	Name	Function	Input Type	Output Type	Description
CPS9		RB3	TTL	CMOS	
MDOUT		AN9	AN	_	A/D Channel 9 input.
CCP1		CPS9	AN	_	Capacitive sensing input 9.
P1A		MDOUT	_	CMOS	Modulator output.
RB4/ANB/CPS8/SCL1/SCK1/ MDCIN2		CCP1	ST	CMOS	Capture/Compare/PWM1.
MDCIN2		P1A		CMOS	PWM output.
CPS8		RB4	TTL	CMOS	
SCL1   I²C™   OD   I²C™   clock 1.		AN8	AN	_	A/D Channel 8 input.
SCK1   ST   CMOS   SPI clock 1.		CPS8	AN	_	Capacitive sensing input 8.
MDCIN2		SCL1	I <sup>2</sup> C™	OD	I <sup>2</sup> C™ clock 1.
RB5/AN7/CPS7/P1B/TX(1)/CK(1)   SCL2(2)/SCK2(2)/SST(1.3)		SCK1	ST	CMOS	SPI clock 1.
SCL2(2)/SCK2(2)/SST(1.3)		MDCIN2	ST	_	Modulator Carrier Input 2.
CPS7   AN	RB5/AN7/CPS7/P1B/TX <sup>(1)</sup> /CK <sup>(1)</sup> / SCL2 <sup>(2)</sup> /SCK2 <sup>(2)</sup> /SS1 <sup>(1,3)</sup>	RB5	TTL	CMOS	
P1B — CMOS PWM output.  TX — CMOS USART asynchronous transmit.  CK ST CMOS USART synchronous clock.  SCL2 I²C™ OD I²C™ clock 2.  SCK2 ST CMOS SPI clock 2.  SST ST — Slave Select input 1.  RB6/AN5/CPS5/T1CKI/T1OSI/P1C(1,3)/CCP2(1,2,3)/P2A(1,2,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/PDC(1,3)/P2B(1,2,3)/PDC(1,3)/P		AN7	AN	_	A/D Channel 7 input.
TX		CPS7	AN	_	Capacitive sensing input 7.
CK   ST   CMOS   USART synchronous clock.		P1B	_	CMOS	PWM output.
SCL2   I²C™   OD   I²C™   Colock 2.		TX	_	CMOS	USART asynchronous transmit.
SCK2   ST   CMOS   SPI clock 2.		CK	ST	CMOS	USART synchronous clock.
SS1   ST   — Slave Select input 1.   RB6/AN5/CPS5/T1CKI/T1OSI/P1C(1,3)/CCP2(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2B		SCL2	I <sup>2</sup> C™	OD	I <sup>2</sup> C™ clock 2.
RB6/AN5/CPS5/T1CKI/T1OSI/P1C(1,3)/CCP2(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2A(1,2,3)/P2B(1,2		SCK2	ST	CMOS	SPI clock 2.
P1C(1,3)/CCP2(1,2,3)/P2A(1,2,3)/ ICSPCLK  AN5 AN — A/D Channel 5 input.  CPS5 AN — Capacitive sensing input 5.  T1CKI ST — Timer1 clock input.  T1OSO XTAL XTAL Timer1 oscillator connection.  P1C — CMOS PWM output.  CCP2 ST CMOS Capture/Compare/PWM2.  P2A — CMOS PWM output.  ICSPCLK ST — Serial Programming Clock.  RB7/AN6/CPS6/T1OSO/ P1D(1,3)/P2B(1,2,3)/MDCIN1/ICSPDAT  RB7 AN6 AN — A/D Channel 6 input.  CPS6 AN — Capacitive sensing input 6.  T1OSO XTAL XTAL Timer1 oscillator connection.		SS1	ST	_	Slave Select input 1.
CPS5 AN — Capacitive sensing input 5.  T1CKI ST — Timer1 clock input.  T1OSO XTAL XTAL Timer1 oscillator connection.  P1C — CMOS PWM output.  CCP2 ST CMOS Capture/Compare/PWM2.  P2A — CMOS PWM output.  ICSPCLK ST — Serial Programming Clock.  RB7/AN6/CPS6/T1OSO/P1D(1,3)/P2B(1,2,3)/MDCIN1/ICSPDAT  RB7 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.  AN6 AN — A/D Channel 6 input.  CPS6 AN — Capacitive sensing input 6.  T1OSO XTAL XTAL Timer1 oscillator connection.	P1C <sup>(1,3)</sup> /CCP2 <sup>(1,2,3)</sup> /P2A <sup>(1,2,3)</sup> /	RB6	TTL	CMOS	
T1CKI ST — Timer1 clock input.  T10SO XTAL XTAL Timer1 oscillator connection.  P1C — CMOS PWM output.  CCP2 ST CMOS Capture/Compare/PWM2.  P2A — CMOS PWM output.  ICSPCLK ST — Serial Programming Clock.  RB7/AN6/CPS6/T1OSO/ P1D <sup>(1,3)</sup> /P2B <sup>(1,2,3)</sup> /MDCIN1/ ICSPDAT  RB7 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.  AN6 AN — A/D Channel 6 input.  CPS6 AN — Capacitive sensing input 6.  T10SO XTAL XTAL Timer1 oscillator connection.	ICSPCLK	AN5	AN	_	A/D Channel 5 input.
T10SO XTAL XTAL Timer1 oscillator connection.  P1C — CMOS PWM output.  CCP2 ST CMOS Capture/Compare/PWM2.  P2A — CMOS PWM output.  ICSPCLK ST — Serial Programming Clock.  RB7/AN6/CPS6/T10SO/ P1D(1,3)/P2B(1,2,3)/MDCIN1/ICSPDAT  RB7 AN6 AN — A/D Channel 6 input.  CPS6 AN — Capacitive sensing input 6.  T10SO XTAL XTAL Timer1 oscillator connection.		CPS5	AN	_	Capacitive sensing input 5.
P1C — CMOS PWM output.  CCP2 ST CMOS Capture/Compare/PWM2.  P2A — CMOS PWM output.  ICSPCLK ST — Serial Programming Clock.  RB7/AN6/CPS6/T1OSO/ P1D(1,3)/P2B(1,2,3)/MDCIN1/ICSPDAT AN6 AN — A/D Channel 6 input.  CPS6 AN — Capacitive sensing input 6.  T1OSO XTAL XTAL Timer1 oscillator connection.		T1CKI	ST	_	Timer1 clock input.
CCP2 ST CMOS Capture/Compare/PWM2.  P2A — CMOS PWM output.  ICSPCLK ST — Serial Programming Clock.  RB7/AN6/CPS6/T1OSO/ P1D <sup>(1,3)</sup> /P2B <sup>(1,2,3)</sup> /MDCIN1/ ICSPDAT AN6 AN — A/D Channel 6 input.  CPS6 AN — Capacitive sensing input 6.  T1OSO XTAL XTAL Timer1 oscillator connection.		T10S0	XTAL	XTAL	Timer1 oscillator connection.
P2A — CMOS PWM output.  ICSPCLK ST — Serial Programming Clock.  RB7/AN6/CPS6/T1OSO/ P1D <sup>(1,3)</sup> /P2B <sup>(1,2,3)</sup> /MDCIN1/ ICSPDAT RB7 TTL CMOS General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.  AN6 AN — A/D Channel 6 input.  CPS6 AN — Capacitive sensing input 6.  T1OSO XTAL XTAL Timer1 oscillator connection.		P1C		CMOS	PWM output.
ICSPCLK ST		CCP2	ST	CMOS	Capture/Compare/PWM2.
RB7/AN6/CPS6/T1OSO/ P1D <sup>(1,3)</sup> /P2B <sup>(1,2,3)</sup> /MDCIN1/ ICSPDAT  RB7  TTL  CMOS  General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.  AN6  AN   A/D Channel 6 input.  CPS6  AN   Capacitive sensing input 6.  T1OSO  XTAL  XTAL  Timer1 oscillator connection.		P2A	_	CMOS	PWM output.
P1D <sup>(1,3)</sup> /P2B <sup>(1,2,3)</sup> /MDCIN1/ ICSPDAT  AN6 AN — A/D Channel 6 input.  CPS6 AN — Capacitive sensing input 6.  T1OSO XTAL XTAL Timer1 oscillator connection.		ICSPCLK	ST		Serial Programming Clock.
CPS6 AN — Capacitive sensing input 6. T1OSO XTAL XTAL Timer1 oscillator connection.	P1D <sup>(1,3)</sup> /P2B <sup>(1,2,3)</sup> /MDCIN1/	RB7	TTL	CMOS	
T1OSO XTAL XTAL Timer1 oscillator connection.	ICSPDAT	AN6	AN	_	A/D Channel 6 input.
		CPS6	AN	_	Capacitive sensing input 6.
DAD CMOS DAM		T10S0	XTAL	XTAL	Timer1 oscillator connection.
PID   —   CMOS   PWM output.		P1D	_	CMOS	PWM output.
P2B — CMOS PWM output.		P2B	_	CMOS	PWM output.
MDCIN1 ST — Modulator Carrier Input 1.		MDCIN1	ST	_	Modulator Carrier Input 1.
ICSPDAT ST CMOS ICSP™ Data I/O.		ICSPDAT	ST	CMOS	ICSP™ Data I/O.

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$  HV = High Voltage XTAL = Crystal levels

Note 1: Pin functions can be moved using the APFCON register(s).

2: Functions are only available on the PIC16F/LF1827.

3: Default function location.

#### TABLE 1-2: PIC16F/LF1826/27 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
VDD	VDD	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $1^2C^{TM}$  = Schmitt Trigger input with  $1^2C$ 

HV = High Voltage XTAL = Crystal levels

**Note 1:** Pin functions can be moved using the APFCON register(s).

2: Functions are only available on the PIC16F/LF1827.

3: Default function location.

#### 2.0 ENHANCED MID-RANGE CPU

This family of devices contains an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, indirect, and relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

The Enhanced Mid-range CPU contains the following:

- · Automatic Interrupt Context Saving
- · 16-level Stack with Overflow and Underflow
- · File Select Registers
- · Instruction Set

## 2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 8.5 "Automatic Context Saving"**, for more information.

## 2.2 16-level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled will cause a software Reset. See section **Section 3.4** "**Stack**" for more details

#### 2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one data pointer for all memory. When an FSR points to program memory, there is 1 additional instruction cycle in instructions using INDFx to allow the data to be fetched. General purpose memory can also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See Section 3.5 "Indirect Addressing" for more details.

#### 2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 28.0 "Instruction Set Summary"** for more details.

© 2009 Microchip Technology Inc. Preliminary DS41391B-page 17

Block

FIGURE 2-1: **CORE BLOCK DIAGRAM** 15 Configuration 8 15 Data Bus **Program Counter** Flash  $\widetilde{\mathsf{M}}$ Program Memory 16-Level Stack RAM (15-bit) Program 14 RAM Addr **Program Memory** Bus Read (PMR) Addr MUX Instruction Reg. Indirect Direct Addr 7 Addr 12 15 FSR0 Reg. FSR1 Reg. 15 STATUS Reg. 8 3 MUX Power-up Timer Oscillator Instruction Decode and Start-up Timer ALU Control Power-on OSC1/CLKIN 8 Reset XTiming Watchdog W Reg OSC2/CLKOUT Generation Timer Brown-out Reset Internal Oscillator

VDD

Vss

#### 3.0 MEMORY ORGANIZATION

There are three types of memory in PIC16F/LF1826/27: Data Memory, Program Memory and Data EEPROM Memory<sup>(1)</sup>.

- · Program Memory
- · Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM
  - Common RAM
  - Device Memory Maps
  - Special Function Registers Summary
- Data EEPROM memory<sup>(1)</sup>

Note 1: The Data EEPROM Memory and the method to access Flash memory through the EECON registers is described in Section 11.0 "Data EEPROM and Flash Program Memory Control".

The following features are associated with access and control of program memory and data memory:

- · PCL and PCLATH
- Stack
- · Indirect Addressing

#### 3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC16F/LF1826/27 family. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figures 3-1 and 3-2).

TABLE 3-1: DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address
PIC16F/LF1826	2,048	07FFh
PIC16F/LF1827	4,096	0FFFh

FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC16F/LF1826





FIGURE 3-2: PROGRAM MEMORY MAP AND STACK FOR PIC16F/LF1827



### 3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

#### 3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

#### **EXAMPLE 3-1:** RETLW INSTRUCTION

```
constants
   brw
                      ;Add Index in W to
                     ;program counter to
                     ;select data
                    ;Index0 data
   retlw DATA0
   retlw DATA1
                     ;Index1 data
   retlw DATA2
   retlw DATA3
my_function
   ;... LOTS OF CODE...
   movlw DATA_INDEX
   call constants
   ;... THE CONSTANT IS IN W
```

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

© 2009 Microchip Technology Inc. Preliminary DS41391B-page 21

#### 3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower 8 bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

### EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

```
constants
   RETLW DATA0
                      ;Index0 data
   RETLW DATA1
                      ;Index1 data
   RETLW DATA2
   RETLW DATA3
my function
   ;... LOTS OF CODE...
   MOVLW LOW constants
   MOVWF FSR1L
   MOVLW
          HIGH constants
          FSR1H
   MOVWF
   MOVIW 0[INDF1]
;THE PROGRAM MEMORY IS IN W
```

#### 3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-3):

- · 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- · 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See **Section 3.5** "Indirect Addressing" for more information.

#### 3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC16F/LF1826/27. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

**Note:** The core registers are the first 12 addresses of every data memory bank.

#### 3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 28.0 "Instruction Set Summary").

Note 1: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

#### REGISTER 3-1: STATUS: STATUS REGISTER

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u
_	_	_	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-5	Unimplemented: Read as '0'
טונ ווט	Unimbiemented. Read as 0

bit 4 **TO:** Time-out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

bit 3 **PD:** Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 **Z:** Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 **DC:** Digit Carry/Digit Borrow bit<sup>(1)</sup>

1 = A carry-out from the 4th low-order bit of the result occurred

0 = No carry-out from the 4th low-order bit of the result

bit 0 C: Carry/Borrow bit<sup>(1)</sup>

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

**Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.

#### 3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

#### 3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.

#### 3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2** "Linear Data Memory" for more information.

#### 3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-3: BANKED MEMORY PARTITIONING

	PARTITIONING
7-bit Bank Offset	Memory Region
00h 0Bh	Core Registers (12 bytes)
0Ch	Special Function Registers (20 bytes maximum)
1Fh 20h	
	General Purpose RAM (80 bytes maximum)
6Fh 70h	Common RAM (16 bytes)
7Fh	, , ,

#### 3.2.5 DEVICE MEMORY MAPS

The memory maps for the device family are as shown in Table 3-2.

TABLE 3-2: MEMORY MAP TABLES

Device	Banks	Table No.
PIC16F/LF1826/27	0-7	Table 3-3
	8-15	Table 3-4
	16-23	Table 3-5
	24-31	Table 3-6
	31	Table 3-7

TABL	TABLE 3-3:	PIC16	PIC16F/LF1826/27 MEMORY	MEN	IORY MAP, BANKS 0-7	3ANK	S 0-7		ANKA		RANKE		BANKE		B A N K 7
000h	INDF0	080		100h		180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h		101h		181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	h PCL	102h	h PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	• ,	103h	S	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h		104h	<b>T</b>	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h		105h		185h	H0AS4	205h	H0AS4	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	h FSR1L	106h	_	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	h FSR1H	107h	_	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	h BSR	108h		188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h		109h		189h	WREG	209h		289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah		10Ah		18Ah	PCLATH	20Ah		28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh		10Bh	=	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	h TRISA	10Ch		18Ch	ANSELA	20Ch	WPUA	28Ch	I	30Ch	I	38Ch	I
00Dh	PORTB	08Dh	h TRISB	10Dh	ر LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	-	30Dh	-	38Dh	-
00Eh	1	08Eh	- H	10Eh		18Eh	_	20Eh	-	28Eh	-	30Eh	1	38Eh	1
00Fh	1	08Fh	- 	10Fh	-	18Fh	1	20Fh	1	28Fh	1	30Fh	1	38Fh	1
010h	1	000h	- I	110h	_	190h	1	210h	1	290h	I	310h	1	390h	1
011h	PIR1	091h	h PIE1	111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	CCPR3L <sup>(1)</sup>	391h	-
012h	PIR2	092h	h PIE2	112h	CM1CON1	192h	EEADRH	212h	SSP1ADD	292h	CCPR1H	312h	CCPR3H <sup>(1)</sup>	392h	I
013h	PIR3 <sup>(1)</sup>	093h	h PIE3 <sup>(1)</sup>	113h		193h	EEDATL	213h	SSP1MASK	293h	CCP1CON	313h	CCP3CON <sup>(1)</sup>	393h	I
014h	PIR4 <sup>(1)</sup>	094h	h PIE4 <sup>(1)</sup>	114h	CM2CON1	194h	EEDATH	214h	SSP1STAT	294h	PWM1CON	314h	1	394h	IOCBP
015h	TMR0	095h		115h		195h	EECON1	215h	SSP1CON	295h	CCP1AS	315h	ı	395h	IOCBN
016h	TMR1L	096h		116h		196h	EECON2	216h	SSP1CON2	296h	PSTR1CON	316h	-	396h	IOCBF
017h	TMR1H	097h		117h		197h	-	217h	SSP1CON3	297h	-	317h	1	397h	1
018h	T1CON	098h	h OSCTUNE	118h	DACCON0	198h	I	218h	1	298h	CCPR2L <sup>(1)</sup>	318h	CCPR4L <sup>(1)</sup>	398h	I
019h	T1GCON	099h	h OSCCON	119h	DACCON1	199h	BCREG	219h	SSP2BUF <sup>(1)</sup>	299h	CCPR2H <sup>(1)</sup>	319h	CCPR4H <sup>(1)</sup>	399h	1
01Ah	TMR2	09Ah	h OSCSTAT	11Ah	n SRCON0	19Ah	TXREG	21Ah	SSP2ADD <sup>(1)</sup>	29Ah	CCP2CON <sup>(1)</sup>	31Ah	CCP4CON <sup>(1)</sup>	39Ah	CLKRCON
01Bh	PR2	09Bh		11Bh	n SRCON1	19Bh	SPBRGL	21Bh	•,	29Bh	PWM2CON <sup>(1)</sup>	31Bh	1	39Bh	1
01Ch	T2CON	09Ch	h ADRESH	11Ch	_	19Ch	HERBRGH	21Ch	SSP2STAT <sup>(1)</sup>	29Ch	CCP2AS <sup>(1)</sup>	31Ch	1	39Ch	MDCON
01Dh	-	09Dh	h ADCON0	11Dh	م APFCON0	19Dh	RCSTA	21Dh	SSP2CON <sup>(1)</sup>	29Dh	PSTR2CON <sup>(1)</sup>	31Dh	1	39Dh	MDSRC
01Eh	CPSCONO	09Eh	h ADCON1	11Eh		19Eh	TXSTA	21Eh	SSP2CON2 <sup>(1)</sup>	29Eh	CCPTMRS <sup>(1)</sup>	31Eh	-	39Eh	MDCARL
01Fh	CPSCON1	09Fh		11Fh		19Fh	BAUDCON	21Fh	SSP2CON3 <sup>(1)</sup>	29Fh	I	31Fh	1	39Fh	MDCARH
020h		0 <b>A</b> 0		120		1A0h	General	220h	General Purpose Register	2A0h		320h		3A0h	
	General		Purpose Register		Purpose Register		Purpose Register	•	48 Bytes <sup>(1)</sup>		Unimplemented Read as '0'		Unimplemented Read as 'o'		Unimplemented Read as '0'
	Purpose		80 Bytes		80 Bytes		80 Bytes <sup>(1)</sup>		Unimplemented						
06Fh	Register	0EFh	ų	16Fh		1EFh		26Fh	Kead as .0.	2EFh		36Fh		3EFh	
070h	ചെ വ	0F0.		170		1F0h		270h		2F0h		370h		3F0h	
			Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh	į	Accesses 70h – 7Fh
07Fh		0FFh		17Fh		] 1FFh		27Fh		2FFh		37Fh		3FFh	

■ = Unimplemented data memory locations, read as '0' Available only on PIC16F/LF1827. Legend: Note 1:

BANK   State   BANK	TABLE 3-4:	PIC1	6F/LF	PIC16F/LF1826/27 MEMORY M	EMO	RY MAP, BANKS 8-15	NKS	8-15									
NOTICE   STATUS   S	BAN	8 *	_	3ANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15	
No.					500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDF0	780h	04QNI	
Fight	IND				501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1	l -
FSROLL   STATUS   STATUS   SEAN   FSROLL   STATUS   STA	PC		32h		502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	TOA	
FSROH   49th   FSROH   56th   FSROH   56th   FSROH   66th   FSROH   7th   7th   7th   7th   FSROH   7th					503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS	
FSRPH   48th   FSRPH   50th   FSRPH   56th   FSRPH   60th   FSRPH   60th   FSRPH   70th   70th					504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L	l -
FSRHI					505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H	
SERIE   SERI					506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L	l -
New Heat   State   S					507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H	
WINTECTON         480h         POLATH         690h         WINTECTON         660h         CALATH         700h         POLATH         700h			38h		508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR	
PCLATH   48Ah   PCLATH   58Ah   PCLATH   S8Ah   PCLATH   SACRESES   PCLATH   SACRESES   PCLATH   SACRESES   PCLATH   SACRESES   PCLATH   SACRESES   PCLATH   S7Ah   PCLATH   S7Ah   PCLATH   S7Ah   PCLATH   S7Ah   PCLATH					509h	WREG	589h	WREG	909h	WREG	689h	WREG	709h	WREG	789h	WREG	
NITCON 48th   NITCON 58th					50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH	
——         48Ch         ——         69Ch         ——         68Ch         ——         70Ch         ——         78Ch           ——         48Ch         ——         69Ch         ——         60Ch         ——         68Ch         ——         70Ch         ——         78Ch           ——         48Ch         ——         60Ch         ——         60Ch         ——         60Ch         ——         70Ch         ——         78Ch           ——         48Ch         ——         60Ch         ——         60Ch         ——         60Ch         ——         70Ch         ——         78Ch           ——         48Ch         ——         61Ch         ——         61Ch         ——         68Ch         ——         71Ch         ——         78Ch           ——         49Ch         ——         61Ch         ——         61Ch         ——         68Ch         ——         77Ch         ——         77Ch           PRAJIO         49Ch         ——         61Ch         ——         68Ch         ——         77Ch         ——         77Ch           PRAJIO         49Ch         ——         61Ch         ——         68Ch         ——         77Ch         ——         77Ch					50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON	
—         48Dh         —         50Dh         —         60Dh         —         68Dh         —         70Dh         —         78Dh           —         48Ph         —         50Ph         —         60Ph         —         68Ph         —         70Ph         —         78Ph           —         49th         —         50Ph         —         61th         —         68th         —         70Ph         —         78Ph           —         49th         —         51th         —         55th         —         61th         —         68th         —         71th         —         78th           —         49th         —         51th         —         55th         —         61th         —         68th         —         71th         —         79th           PR44***         —         51th         —         55th         —         61th         —         68th         —         71th         —         77th           PR44****         —         51th         —         55th         —         61th         —         68th         —         71th         —         77th         —         77th			, Ch	1	50Ch	1	58Ch	1	60Ch	1	68Ch	1	70Ch	1	78Ch	1	
46Fh         Cobb         SSFh         Cobb         SSFh         Cobb         Cobb         Cobb         Tyth         Tyth <th< td=""><td></td><td></td><td>μÖ</td><td></td><td>50Dh</td><td>1</td><td>58Dh</td><td>I</td><td>60Dh</td><td>1</td><td>68Dh</td><td>1</td><td>70Dh</td><td>1</td><td>78Dh</td><td>1</td><td></td></th<>			μÖ		50Dh	1	58Dh	I	60Dh	1	68Dh	1	70Dh	1	78Dh	1	
—         48Fh         —         50Fh         —         60Fh         —         77Fh         —         77Fh           —         490h         —         510h         —         611h         —         697h         —         71fh         —         78h           —         490h         —         510h         —         611h         —         611h         —         77th         —         79th           —         490h         —         512h         —         612h         —         69th         —         71th         —         79th           —         492h         —         514h         —         65th         —         614h         —         69th         —         71th         —         79th           TMRadin         495h         —         516h         —         615h         —         69th         —         71th         —         79th           TMCovinity         495h         —         516h         —         585h         —         61th         —         69th         —         71th         —         79th           —         495h         —         51th         —         59th		48	ñ	1	50Eh	1	58Eh	1	60Eh	1	68Eh	1	70Eh	1	78Eh	1	
—         490h         —         610h         —         610h         —         710h         —         790h           —         497h         —         617h         —         697h         —         617h         —         77th         —         77th           —         497h         —         617h         —         697h         —         617h         —         77th         —         77th           PR4(h)         498h         —         617h         —         697h         —         617h         —         77th         —         79th           TACOM(1)         498h         —         617h         —         698h         —         617h         —         77th         —         79th           TACOM(1)         49th         —         61th         —         69th         —         61th         —         69th         —         77th         —         79th           TACOM(1)         49th         —         61th         —         69th         —         61th         —         69th         —         77th         —         77th         —         77th           TACOM(1)         49th         —		48	¥Fh	1	50Fh	1	58Fh	1	60Fh	1	68Fh	1	70Fh	1	78Fh	1	
—         491h         —         591h         —         61h         —         691h         —         71h         —         72h         —         7		49	10h	1	510h	I	290h	Ι	610h	I	4069	I	710h	ı	790h	-	
		49	)1h	1	511h	I	591h	Ι	611h	I	691h	I	711h	ı	791h	-	
493h         —         593h         —         613h         —         713h         —         73h           494h         —         514h         —         594h         —         614h         —         694h         —         714h         —         794h           495h         —         614h         —         694h         —         714h         —         794h           496h         —         614h         —         694h         —         714h         —         794h           497h         —         617h         —         614h         —         694h         —         714h         —         794h           498h         —         614h         —         614h         —         694h         —         714h         —         794h           498h         —         614h         —         694h         —         714h         —         794h           498h         —         614h         —         694h         —         614h         —         714h         —         794h           496h         —         614h         —         614h         —         694h         —         714h			32h	1	512h	1	592h	1	612h	1	692h	1	712h	1	792h	—	
49th         —         51th         —         59th         —         61th         —         69th         —         71th         —         79th           49th         —         51th         —         59th         —         61th         —         71th         —         79th           49th         —         51th         —         59th         —         61th         —         69th         —         71th         —         79th           49th         —         51th         —         59th         —         61th         —         69th         —         71th         —         79th           49th         —         51th         —         59th         —         61th         —         69th         —         71th         —         79th           49th         —         51th         —         59th         —         61th         —         69th         —         71th         —         79th           49th         —         51th         —         59th         —         61th         —         71th         —         79th           49th         —         51th         —         50th			33h		513h	I	593h	Ι	613h	I	693h	1	713h	1	793h	_	
495h         —         515h         —         615h         —         615h         —         715h         —         795h           496h         —         516h         —         596h         —         617h         —         697h         —         718h         —         796h           497h         —         518h         —         598h         —         617h         —         697h         —         718h         —         798h           498h         —         518h         —         618h         —         618h         —         718h         —         798h           498h         —         518h         —         598h         —         618h         —         718h         —         798h           490h         —         518h         —         590h         —         617h         —         698h         —         718h         —         790h           490h         —         518h         —         590h         —         617h         —         698h         —         718h         —         790h           490h         —         518h         —         618h         —         618h			)4h	1	514h	1	594h	1	614h	-	694h	-	714h	_	794h	-	
496h         —         510h         —         596h         —         610h         —         696h         —         710h         —         796h           497h         —         517h         —         517h         —         617h         —         697h         —         797h         —         797h           498h         —         618h         —         618h         —         618h         —         798h         —         798h           498h         —         618h         —         618h         —         698h         —         718h         —         798h           498h         —         618h         —         618h         —         698h         —         718h         —         798h           498h         —         618h         —         618h         —         698h         —         718h         —         798h           49Ch         —         510h         —         610h         —         696h         —         718h         —         798h           49Ch         —         510h         —         612h         —         696h         —         718h         —         799h	TMR⁴		)5h	-	515h	-	595h	-	615h	_	695h	-	715h	_	795h	-	
497h         —         517h         —         617h         —         617h         —         617h         —         617h         —         617h         —         77h         —         79h           498h         —         518h         —         699h         —         719h         —         79h           498h         —         618h         —         69h         —         719h         —         79h           498h         —         618h         —         69h         —         714h         —         79h           49ch         —         618h         —         69ch         —         61ch         —         69ch         —         71ch         —         79ch           49ch         —         61ch         —         69ch         —         71ch         —         79ch           49ch         —         61ch         —         61ch         —         69ch         —         71ch         —         79ch           45h         —         51ch         —         59ch         —         61ch         —         69ch         —         71ch         —         79ch           4ch         5	PR4		)6h	1	516h	1	596h	I	616h	-	696h	1	716h	_	796h	1	
498h         —         518h         —         598h         —         618h         —         618h         —         718h         —         798h           499h         —         519h         —         619h         —         699h         —         719h         —         798h           498h         —         511h         —         598h         —         611h         —         719h         —         798h           490h         —         510h         —         690h         —         610h         —         690h         —         710h         —         790h           490h         —         510h         —         610h         —         690h         —         710h         —         790h           490h         —         510h         —         610h         —         690h         —         710h         —         790h           490h         —         510h         —         620h         —         620h         —         710h         —         790h           440h         Molimplemented         550h         Molimplemented         660h         —         710h         Molimplemented         860h	T4CO		)7h	1	517h	1	597h	Ι	617h	-	697h	I	717h	_	797h	1	
499h         —         599h         —         619h         —         699h         —         719h         —         799h           498h         —         514h         —         594h         —         614h         —         694h         —         714h         —         794h           498h         —         518h         —         618h         —         694h         —         714h         —         794h           49ch         —         510h         —         69ch         —         610h         —         69ch         —         71ch         —         79ch           49ch         —         51ch         —         69ch         —         61ch         —         69ch         —         71ch         —         79ch           49ch         —         51ch         —         61ch         —         69ch         —         71ch         —         79ch           49ch         —         61ch         —         61ch         —         69ch         —         71ch         —         79ch           49ch         —         61ch         —         61ch         —         61ch         —         71ch	1	46	)8h	1	518h	1	598h	1	618h	1	698h	1	718h	_	798h	1	
49Ah         —         59Ah         —         61Ah         —         69Ah         —         71Ah         —         79Ah           49Bh         —         51Bh         —         59Bh         —         61Bh         —         69Bh         —         71Bh         —         79Bh           49Ch         —         51Ch         —         59Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           49Ch         —         51Ch         —         69Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           49Ch         —         51Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           49Ch         —         51Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           49Ch         —         51Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           4A0h         Read as '0'	1	46	19h	I	519h	1	299h	I	619h	1	4669	1	719h	1	799h	1	
498h         —         51Bh         —         59Bh         —         61Bh         —         69Bh         —         71Bh         —         79Bh           49Ch         —         51Ch         —         59Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           49Ch         —         51Ch         —         59Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           49Ch         —         51Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           4AOh         —         51Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           4AOh         —         51Ch         —         61Ch         —         69Ch         —         71Ch         —         79Ch           4AOh         ACCESSES         ACCESSES <td>1</td> <td></td> <td>)Ah</td> <td>1</td> <td>51Ah</td> <td>1</td> <td>59Ah</td> <td>I</td> <td>61Ah</td> <td>1</td> <td>69Ah</td> <td>I</td> <td>71Ah</td> <td>_</td> <td>79Ah</td> <td>1</td> <td></td>	1		)Ah	1	51Ah	1	59Ah	I	61Ah	1	69Ah	I	71Ah	_	79Ah	1	
49Ch         —         51Ch         —         59Ch         —         61Ch         —         69Ch         —         71Ch	1	49	)Bh	1	51Bh	1	59Bh	I	61Bh	I	69Bh	1	71Bh	1	79Bh	1	
49Dh         —         51Dh         —         59Dh         —         61Dh         —         69Dh         —         71Dh         —         79Dh           49Eh         —         51Eh         —         69Eh         —         61Fh         —         67Fh         —         77Fh         —         77Eh         <	TMR		JCh	1	51Ch	1	59Ch	I	61Ch	-	69Ch	1	71Ch	_	79Ch	1	
49Eh         —         51Eh         —         59Eh         —         61Eh         —         69Eh         —         71Eh         —         71Eh         —         79Eh           4A0h         —         51Eh         —         620h         —         620h         —         71Fh         —         77Eh         —         77Eh         —         77Eh         —         77Bh         7A0h         7A0h         7A0h         7A0h         7A0h         7A0h         7A0h         7ABh         7AB	PR6		)Dh	-	51Dh	-	59Dh	_	61Dh	_	69Dh	-	71Dh	_	79Dh	_	
49Fh         —         51Fh         —         61Fh         —         61Fh         —         61Fh         —         71Fh         —         71Fh         —         79Fh         77Dh         77Dh         77Fh         77Dh         77Fh         77Fh <t< td=""><td>Teco</td><td></td><td>)Eh</td><td></td><td>51Eh</td><td>-</td><td>59Eh</td><td>_</td><td>61Eh</td><td>_</td><td>69Eh</td><td>-</td><td>71Eh</td><td>_</td><td>79Eh</td><td>-</td><td></td></t<>	Teco		)Eh		51Eh	-	59Eh	_	61Eh	_	69Eh	-	71Eh	_	79Eh	-	
Homplemented Read as 'o' Read a	I	49	)Fh	1	51Fh	I	59Fh	Ι	61Fh	I	69Fh	1	71Fh	1	79Fh	_	
Unimplemented Read as '0'         Read as '0'         Read as '0'         Read as '0'         Unimplemented Read as '0'		44	40h		520h		5A0h		620h		6A0h		720h		7A0h		
4 EFh         5Fh         5Fh </td <td>Unimpler Read a</td> <td>nented is '0'</td> <td>uni R</td> <td>mplemented ead as '0'</td> <td></td> <td>Unimplemented Read as '0'</td> <td>p</td>	Unimpler Read a	nented is '0'	uni R	mplemented ead as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'	p
4F0h         Accesses         570h         Accesses           70h - 7Fh		4E	EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh		
Accesses         Accesses         Accesses         Accesses         Accesses         Accesses         Accesses         Accesses         Accesses           70h – 7Fh					570h		5F0h		670h		6F0h		770h		7F0h		
57Fh 5FFh 67Fh 6FFh 77Fh	Acces 70h –	ses 7Fh	* <b>L</b>	Accesses '0h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh	
		4F	-Fh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh		

= Unimplemented data memory locations, read as '0'

Legend:

**Legend:** = Unimplemented data memory locations, read as '0'

Ē	C16F/L	PIC16F/LF1826/27 MEMORY M	EMC	)RY MAP, BANKS 24-31	ANKS	24-31								
		<b>BANK 25</b>		<b>BANK 26</b>		<b>BANK 27</b>		<b>BANK 28</b>		<b>BANK 29</b>		BANK 30		BANK 31
	C80h	INDF0	D00h	INDF0	D80h	INDF0	E00h	INDF0	E80h	INDF0	Fooh	INDF0	F80h	INDF0
	C81h	INDF1	D01h	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
	C82h	PCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
	C83h	STATUS	D03h	STATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
	C84h	FSR0L	D04h	FSR0L	D84h	FSR0L	E04h	FSR0L	E84h	FSR0L	F04h	FSR0L	F84h	FSR0L
	C85h	FSR0H	D05h	FSR0H	D85h	FSR0H	E05h	FSR0H	E85h	H0XS4	F05h	FSR0H	F85h	FSR0H
	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
	C8Ah	PCLATH	DOAh	PCLATH	D8Ah	PCLATH	E0Ah	PCLATH	E8Ah		F0Ah	PCLATH	F8Ah	
	C8Bh	INTCON	D0Bh	INTCON	D8Bh	INTCON	E0Bh	INTCON	E8Bh	NODINI	F0Bh	INTCON	F8Bh	INTCON
_	C8Ch	I	DOCh	1	D8Ch	1	EOCh	I	E8Ch	1	FOCh	1	F8Ch	1
	C8Dh	I	DODh	ı	D8Dh	I	EODh	I	E8Dh	I	FODh	1	F8Dh	1
	C8Eh	Ι	DOEh	1	D8Eh	1	EOEh	1	E8Eh	1	FOEh	1	F8Eh	1
_	C8Fh	I	DOFh	1	D8Fh	ı	EOFh	I	E8Fh	I	FOFh	ı	F8Fh	I
_	C90h	I	D10h	1	H060	ı	E10h	I	E90h	I	F10h	ı	F90h	I
	C91h	I	D11h	ı	116Q	ı	E11h	Ι	E91h	_	F11h	ı	F91h	ı
	C92h	I	D12h	ı	D92h	I	E12h	Ι	E92h	_	F12h	ı	F92h	I
	C93h	I	D13h	I	D93h	I	E13h	I	E93h	_	F13h	I	F93h	ı
	C94h	1	D14h	1	D94h	1	E14h	I	E94h	1	F14h	1	F94h	1
_	C95h	I	D15h	I	D95h	I	E15h	I	E95h	_	F15h	I	F95h	ı
_	C96h	I	D16h	1	D96h	ı	E16h	I	E96h	I	F16h	ı	F96h	I
	C97h	I	D17h	I	D97h	I	E17h	I	E97h	_	F17h	I	F97h	I
_	C98h	I	D18h	ı	D98h	ı	E18h	Ι	E98h	_	F18h	ı	F98h	ı
_	C99h	I	D19h	ı	D99h	I	E19h	Ι	E99h	_	F19h	I	F99h	I
	C9Ah	1	D1Ah	1	D9Ah	1	E1Ah	I	E9Ah	1	F1Ah	1	F9Ah	1
_	C9Bh	I	D1Bh	1	D9Bh	1	E1Bh	I	E9Bh	_	F1Bh	I	F9Bh	1
_	C9Ch	1	D1Ch	1	D9Ch	1	E1Ch	I	E9Ch	1	F1Ch	1	F9Ch	1
_	C3Dh	I	D1Dh	1	D9Dh	ı	E1Dh	I	E9Dh	I	F1Dh	ı	F9Dh	I
_	C9Eh	I	D1Eh	1	D9Eh	1	E1Eh	I	E9Eh	I	F1Eh	1	F9Eh	1
	C9Fh	I	D1Fh	ı	D9Fh	I	E1Fh	I	E9Fh	_	F1Fh	I	F9Fh	I
	CA0h		D20h		DAOh		E20h		EA0h		F20h		FA0h	
Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		See Table 3-7 for more information
	CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
	CF0h	Accesses	D70h	Accesses	DF0h	Accesses	E70h	Accesses	EF0h	Accesses	F70h	Accesses	FF0h	Accesses
	CFFh	/UN - /FN	D7Fh	/ Un – / Fn	DFFh	/ Un – / Fn	E7Fh	/ UN — / FN	EFFh		F7Fh	/UN – /FN	FFFh	
1	]	-		-			_						_	

**Legend:** = Unimplemented data memory locations, read as '0'

TABLE 3-7: PIC16F/LF1826/27 MEMORY MAP, BANK 31

		Bank 31	
	FA0h		
		Unimplemented Read as '0'	
	FE3h		
	FE4h	STATUS_SHAD	
	FE5h	WREG_SHAD	
	FE6h	BSR_SHAD	
	FE7h	PCLATH_SHAD	
	FE8h	FSR0L_SHAD	
	FE9h	FSR0H_SHAD	
	FEAh	FSR1L_SHAD	
	FEBh	FSR1H_SHAD	
	FECh	_	
	FEDh	STKPTR	
	FEEh	TOSL	
	FEFh	TOSH	
Lege		= Unimplemented data memory locations, read as '0'.	

## 3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for the device family are as follows:

Device	Bank(s)	Page No.
	0	30
	1	31
	2	32
	3	33
	4	34
PIC16F/LF1826/27	5	35
	6	36
	7	37
	8	38
	9-30	39
	31	40

**TABLE 3-8:** SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 0											
000h <sup>(2)</sup>	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	)L to address	data memory	,		xxxx xxxx	xxxx xxxx
001h <sup>(2)</sup>	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	,		xxxx xxxx	xxxx xxxx
002h <sup>(2)</sup>	PCL	Program Cou	nter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
003h <sup>(2)</sup>	STATUS	_	-	_	TO	PD	Z	DC	С	1 1000	q quuu
004h <sup>(2)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
005h <sup>(2)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
006h <sup>(2)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
007h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
008h <sup>(2)</sup>	BSR	_	-	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
009h <sup>(2)</sup>	WREG	Working Regi	ster							0000 0000	uuuu uuuu
00Ah <sup>(2)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
00Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
00Ch	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx xxxx	xxxx xxxx
00Dh	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	xxxx xxxx
00Eh	_	Unimplement	ed							_	_
00Fh	_	Unimplement	ed							_	_
010h	_	Unimplement	ed							_	_
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF         C2IF         C1IF         EEIF         BCL1IF         —         —         CCP2IF           —         —         CCP4IF         CCP3IF         TMR6IF         —         TMR4IF         —								0000 00	0000 00
013h	PIR3 <sup>(1)</sup>	- CCP4IF CCP3IF TMR6IF - TMR4IF -								00 0-0-	00 0-0-
014h	PIR4 <sup>(1)</sup>	_	CCP4IF CCP3IF TMR6IF TMR4IF BCL2IF SSP2II								00
015h	TMR0	Timer0 Modu	le Register							xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Regis	ster for the Lea	ast Significant	Byte of the 16	6-bit TMR1 Re	egister			xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Regis	ster for the Mo	st Significant E	Byte of the 16	-bit TMR1 Re	gister			xxxx xxxx	uuuu uuuu
018h	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	_	TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer2 Modu	le Register		•				•	0000 0000	0000 0000
01Bh	PR2	Timer2 Period	d Register							1111 1111	1111 1111
01Ch	T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
01Dh	_	Unimplement	ed							_	_
01Eh	CPSCON0	CPSON	_	_	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	0 0000	0 0000
01Fh	CPSCON1	_	_		_	CPSCH3	CPSCH2	CPSCH1	CPSCH0	0000	0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.
2: These registers can be addressed from any bank.

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

				I KLOIOTE		`				Value on:	Value on all
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	other resets
Bank 1											
080h <sup>(2)</sup>	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	'		xxxx xxxx	xxxx xxxx
081h <sup>(2)</sup>	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	'		xxxx xxxx	xxxx xxxx
082h <sup>(2)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
083h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
084h <sup>(2)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
085h <sup>(2)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
086h <sup>(2)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
087h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
088h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
089h <sup>(2)</sup>	WREG	Working Reg	ister							0000 0000	uuuu uuuu
08Ah <sup>(2)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	gram Counte	r			-000 0000	-000 0000
08Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
08Ch	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
08Dh	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
08Eh	_	Unimplement	ed							_	_
08Fh	_	Unimplement	ed							_	_
090h	_	Unimplement	ed							_	_
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE <sup>(1)</sup>	0000 00	0000 00
093h	PIE3 <sup>(1)</sup>	_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	00 0-0-	00 0-0-
094h	PIE4 <sup>(1)</sup>	_	_	ı	_	_	_	BCL2IE	SSP2IE	00	00
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	ı	_	RMCLR	RI	POR	BOR	00 11qq	qq qquu
097h	WDTCON	_	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	00 0000
099h	OSCCON	SPLLEN	IRCF3	IRCF2	IRCF1	IRCF0	_	SCS1	SCS0	0011 1-00	0011 1-00
09Ah	OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	10q0 0q00	qqqq qq0q
09Bh	ADRESL	A/D Result R	egister Low							xxxx xxxx	uuuu uuuu
09Ch	ADRESH	A/D Result R	egister High							xxxx xxxx	uuuu uuuu
09Dh	ADCON0		CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM	ADCS2	ADCS1	ADCS0	_	ADNREF	ADPREF1	ADPREF0	0000 -000	0000 -000
09Fh		Unimplement	ed							_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 31

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

IABLE	<del>5-0.</del> 51	LCIALI	DINCTION	REGIST	TK SOIVIIV	IAK I (CC	IN I INCE	<u>U)                                    </u>	,		
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 2											
100h <sup>(2)</sup>	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	,		xxxx xxxx	xxxx xxxx
101h <sup>(2)</sup>	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	,		xxxx xxxx	xxxx xxxx
102h <sup>(2)</sup>	PCL	Program Cou	nter (PC) Leas	st Significant E	Byte					0000 0000	0000 0000
103h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
104h <sup>(2)</sup>	FSR0L	Indirect Data	Memory Addre	ess 0 Low Poi	nter	•			•	0000 0000	uuuu uuuu
105h <sup>(2)</sup>	FSR0H	Indirect Data	Memory Addre	ess 0 High Poi	nter					0000 0000	0000 0000
106h <sup>(2)</sup>	FSR1L	Indirect Data	Memory Addre	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
107h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addre	ess 1 High Poi	nter					0000 0000	0000 0000
108h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
109h <sup>(2)</sup>	WREG	Working Reg	ister		•	•			•	0000 0000	uuuu uuuu
10Ah <sup>(2)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
10Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
10Ch	LATA	LATA7	LATA6		LATA4	LATA3	LATA2	LATA1	LATA0	xx-x xxxx	uu-u uuuu
10Dh	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx xxxx	uuuu uuuu
10Eh	_	Unimplement	ed		•					_	_
10Fh	_	Unimplement	ed							_	_
110h	_	Unimplement	ed							_	_
111h	CM1CON0	C1ON	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NCH1	C1NCH0	000000	000000
113h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
114h	CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	_	C2NCH1	C2NCH0	000000	000000
115h	CMOUT	_	-	_	_	_	_	MC2OUT	MC10UT	00	00
116h	BORCON	SBOREN	-	_	_	_	_	_	BORRDY	1q	uu
117h	FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	0qrr 0000	0qrr 0000
118h	DACCON0	DACEN	DACLPS	DACOE		DACPSS1	DACPSS0		DACNSS	000- 00-0	000- 00-0
119h	DACCON1				DACR4	DACR3	DACR2	DACR1	DACR0	0 0000	0 0000
11Ah	SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
11Ch	_	Unimplement	ed							_	_
11Dh	APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL <sup>(1)</sup>	CCP2SEL <sup>(1)</sup>	P1DSEL	P1CSEL	CCP1SEL	0000 0000	0000 0000
11Eh	APFCON1								TXCKSEL	0	0
11Fh	_	Unimplement	ed							_	_
Lamanda											

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-8:** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 3											
180h <sup>(2)</sup>	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	1		xxxx xxxx	xxxx xxxx
181h <sup>(2)</sup>	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
182h <sup>(2)</sup>	PCL	Program Cou	ınter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
183h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
184h <sup>(2)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
185h <sup>(2)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
186h <sup>(2)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
187h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
188h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
189h <sup>(2)</sup>	WREG	Working Reg	ister		•				•	0000 0000	uuuu uuuu
18Ah <sup>(2)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
18Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
18Ch	ANSELA	_	_	_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1 1111	1 1111
18Dh	ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	1111 111-	1111 111-
18Eh	_	Unimplement	ted	•		•	•			_	_
18Fh	_	Unimplement	ted							_	_
190h	_	Unimplement	ted							_	_
191h	EEADRL	EEPROM / P	rogram Memo	ry Address Re	gister Low By	te				0000 0000	0000 0000
192h	EEADRH	_	EPROM / Program Memory Address Register Low Byte  EEPROM / Program Memory Address Register High Byte  EPROM / Program Memory Read Data Register Low Byte							-000 0000	-000 0000
193h	EEDATL	EEPROM / P	EEPROM / Program Memory Address Register High Byte  EEPROM / Program Memory Read Data Register Low Byte							xxxx xxxx	uuuu uuuu
194h	EEDATH	_	_	EEPROM / Pi	rogram Memo	ry Read Data	Register Hig	ıh Byte		xx xxxx	uu uuuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	0000 q000
196h	EECON2	EEPROM co	ntrol register 2			•	•	•		0000 0000	0000 0000
197h	_	Unimplement	ted							_	_
198h	_	Unimplement	ted							_	_
199h	RCREG	USART Rece	eive Data Regi	ster						0000 0000	0000 0000
19Ah	TXREG	USART Trans	smit Data Reg	ister						0000 0000	0000 0000
19Bh	SPBRGL	Baud Rate G	enerator Data	Register Low						0000 0000	0000 0000
19Ch	SPBRGH	Baud Rate G	enerator Data	Register High						0000 0000	0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
19Fh	BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.
2: These registers can be addressed from any bank.

**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 33

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

	LE 3-0. SI EGIAL I GROTTON REGISTER SOMMARY (CONTINUES)										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 4											
200h <sup>(2)</sup>	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								xxxx xxxx	xxxx xxxx
201h <sup>(2)</sup>	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)									xxxx xxxx
202h <sup>(2)</sup>	PCL	Program Counter (PC) Least Significant Byte									0000 0000
203h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
204h <sup>(2)</sup>	FSR0L	Indirect Data Memory Address 0 Low Pointer									uuuu uuuu
205h <sup>(2)</sup>	FSR0H	Indirect Data Memory Address 0 High Pointer								0000 0000	0000 0000
206h <sup>(2)</sup>	FSR1L	Indirect Data Memory Address 1 Low Pointer								0000 0000	uuuu uuuu
207h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
208h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
209h <sup>(2)</sup>	WREG	Working Reg	ister							0000 0000	uuuu uuuu
20Ah <sup>(2)</sup>	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter								
20Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
20Ch	WPUA	_	_	WPUA5	_	_	_	_	_	1	1
20Dh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
20Eh	_	Unimplement	ted							_	_
20Fh	_	Unimplemented									_
210h	_	Unimplemented									_
211h	SSP1BUF	Synchronous Serial Port Receive Buffer/Transmit Register									uuuu uuuu
212h	SSP1ADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	0000 0000	0000 0000
213h	SSP1MSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	1111 1111
214h	SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
216h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h	_	Unimplemented								_	_
219h	SSP2BUF <sup>(1)</sup>	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu
21Ah	SSP2ADD <sup>(1)</sup>	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	0000 0000	0000 0000
21Bh	SSP2MSK <sup>(1)</sup>	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	1111 1111
21Ch	SSP2STAT <sup>(1)</sup>	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
21Dh	SSP2CON1 <sup>(1)</sup>	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
21Eh	SSP2CON2 <sup>(1)</sup>	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
21Fh	SSP2CON3 <sup>(1)</sup>	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
I edend:				lenends on co						•	•

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 5											
280h <sup>(2)</sup>	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								xxxx xxxx	xxxx xxxx
281h <sup>(2)</sup>	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)									xxxx xxxx
282h <sup>(2)</sup>	PCL	Program Counter (PC) Least Significant Byte									0000 0000
283h <sup>(2)</sup>	STATUS										q quuu
284h <sup>(2)</sup>	FSR0L	Indirect Data Memory Address 0 Low Pointer								0000 0000	uuuu uuuu
285h <sup>(2)</sup>	FSR0H	Indirect Data Memory Address 0 High Pointer								0000 0000	0000 0000
286h <sup>(2)</sup>	FSR1L	Indirect Data Memory Address 1 Low Pointer								0000 0000	uuuu uuuu
287h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
288h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
289h <sup>(2)</sup>	WREG	Working Regi	Working Register								
28Ah <sup>(2)</sup>	PCLATH	Write Buffer for the upper 7 bits of the Program Counter									-000 0000
28Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
28Ch	_	Unimplemented								_	_
28Dh	_	Unimplemented								_	_
28Eh	_	Unimplemented								_	_
28Fh	_	Unimplemented								_	_
290h	_	Unimplemented								_	_
291h	CCPR1L	Capture/Compare/PWM Register 1 (LSB)									uuuu uuuu
292h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)									uuuu uuuu
293h	CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	0000 0000
294h	PWM1CON	P1RSEN	P1DC6	P1DC5	P1DC4	P1DC3	P1DC2	P1DC1	P1DC0	0000 0000	0000 0000
295h	CCP1AS	CCP1ASE	CCP1AS2	CCP1AS1	CCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0	0000 0000	0000 0000
296h	PSTR1CON	_	-	1	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 0001
297h	_	Unimplemented								_	_
298h	CCPR2L <sup>(1)</sup>	Capture/Compare/PWM Register 2 (LSB)								xxxx xxxx	uuuu uuuu
299h	CCPR2H <sup>(1)</sup>	Capture/Compare/PWM Register 2 (MSB)								xxxx xxxx	uuuu uuuu
29Ah	CCP2CON <sup>(1)</sup>	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	0000 0000	0000 0000
29Bh	PWM2CON <sup>(1)</sup>	P2RSEN	P2DC6	P2DC5	P2DC4	P2DC3	P2DC2	P2DC1	P2DC0	0000 0000	0000 0000
29Ch	CCP2AS <sup>(1)</sup>	CCP2ASE	CCP2AS2	CCP2AS1	CCP2AS0	PSS2AC1	PSS2AC0	PSS2BD1	PSS2BD0	0000 0000	0000 0000
29Dh	PSTR2CON <sup>(1)</sup>	_	_	_	STR2SYNC	STR2D	STR2C	STR2B	STR2A	0 0001	0 0001
29Eh	CCPTMRS <sup>(1)</sup>	C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	0000 0000	0000 0000
29Fh	_	Unimplemented								_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 35

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)											
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 6											
300h <sup>(2)</sup>	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								xxxx xxxx	xxxx xxxx
301h <sup>(2)</sup>	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)								xxxx xxxx	xxxx xxxx
302h <sup>(2)</sup>	PCL	Program Counter (PC) Least Significant Byte									0000 0000
303h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
304h <sup>(2)</sup>	FSR0L	Indirect Data Memory Address 0 Low Pointer									uuuu uuuu
305h <sup>(2)</sup>	FSR0H	Indirect Data Memory Address 0 High Pointer								0000 0000	0000 0000
306h <sup>(2)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
307h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
308h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
309h <sup>(2)</sup>	WREG	Working Regi	ister		•	•	•	•		0000 0000	uuuu uuuu
30Ah <sup>(2)</sup>	PCLATH	Write Buffer for the upper 7 bits of the Program Counter									-000 0000
30Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
30Ch	_	Unimplement	ed				•			_	_
30Dh	_	Unimplemented								_	_
30Eh	_	Unimplemented									_
30Fh	_	Unimplemented								_	_
310h	_	Unimplemented								_	_
311h	CCPR3L <sup>(1)</sup>	Capture/Compare/PWM Register 3 (LSB)									uuuu uuuu
312h	CCPR3H <sup>(1)</sup>	Capture/Compare/PWM Register 3 (MSB)								xxxx xxxx	uuuu uuuu
313h	CCP3CON <sup>(1)</sup>	_	_	DC3B1	DC3B0	ССР3М3	CCP3M2	CCP3M1	ССР3М0	00 0000	00 0000
314h	_	Unimplemented								_	_
315h	_	Unimplemented								_	_
316h	_	Unimplemented								_	_
317h	_	Unimplemented								_	_
318h	CCPR4L <sup>(1)</sup>	Capture/Compare/PWM Register 4 (LSB)							xxxx xxxx	uuuu uuuu	
319h	CCPR4H <sup>(1)</sup>	Capture/Compare/PWM Register 4 (MSB)								xxxx xxxx	uuuu uuuu
31Ah	CCP4CON <sup>(1)</sup>	_	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 0000	00 0000
31Bh	_	Unimplemented								_	_
31Ch	_	Unimplemented								_	_
31Dh	_	Unimplemented								_	_
31Eh	_	Unimplemented								_	_
31Fh	_	Unimplemented								_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 7											
380h <sup>(2)</sup>	INDF0		ddressing this location uses contents of FSR0H/FSR0L to address data memory ot a physical register)								xxxx xxxx
381h <sup>(2)</sup>	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	'		xxxx xxxx	xxxx xxxx
382h <sup>(2)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
383h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
384h <sup>(2)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•			0000 0000	uuuu uuuu
385h <sup>(2)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
386h <sup>(2)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
387h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
388h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
389h <sup>(2)</sup>	WREG	Working Reg	ister			•	•			0000 0000	uuuu uuuu
38Ah <sup>(2)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
38Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
38Ch	_	Unimplement	ed	•		•				_	_
38Dh	_	Unimplement	Unimplemented								_
38Eh	_	Unimplement	ed							_	_
38Fh	_	Unimplement	ed							_	_
390h	_	Unimplement	ed							_	_
391h	_	Unimplement	ed							_	_
392h	_	Unimplement	ed							_	_
393h	_	Unimplement	ed							_	_
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	0000 0000	0000 0000
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	0000 0000	0000 0000
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000
397h	_	Unimplement	ed							_	_
398h	_	Unimplement	ed							_	_
399h	_	Unimplement	ed							_	_
39Ah	CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRDC1	CLKRDC0	CLKRDIV2	CLKRDIV1	CLKRDIV0	0011 0000	0011 0000
39Bh	_	Unimplemented							_	_	
39Ch	MDCON	MDEN	MDOE	MDSLR	MDOPOL	_	_	_	MDBIT	00100	00100
39Dh	MDSRC	MDMSODIS	_	_	_	MDMS3	MDMS2	MDMS1	MDMS0	x xxxx	u uuuu
39Eh	MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3	MDCL2	MDCL1	MDCL0	xxx- xxxx	uuu- uuuu
39Fh	MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	_	MDCH3	MDCH2	MDCH1	MDCH0	xxx- xxxx	uuu- uuuu

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.
2: These registers can be addressed from any bank.

**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 37

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

(not a physical register)	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
(not a physical register)												
Contal physical register   Contal physical physical register   Contal physical phy	400h <sup>(2)</sup>	INDF0									xxxx xxxx	xxxx xxxx
403h(2)	401h <sup>(2)</sup>	INDF1			es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
404h <sup>(2)  </sup>   FSR0L	402h <sup>(2)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
405h(2)	403h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
406h <sup>(2)  </sup> FSR1L	404h <sup>(2)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
407h(2)   FSR1H	405h <sup>(2)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
A08h(2)   BSR	406h <sup>(2)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
MREG	407h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
40Ah(2)         PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         -000         0000         -000           40Bh(2)         INTCON         GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF         0000	408h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
Note	409h <sup>(2)</sup>	WREG	Working Regi	ister		•	•				0000 0000	uuuu uuuu
A0Ch	40Ah <sup>(2)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
40Dh	40Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
A0Eh	40Ch	_	Unimplement	ed							_	_
A0Fh	40Dh	_	Unimplement	Jnimplemented							_	_
410h	40Eh	_	Unimplement	ed							_	_
Hard	40Fh	_	Unimplement	ed							_	_
Hard	410h	_	Unimplement	ed							_	_
413h	411h	_	Unimplement	ed							_	_
High	412h	_	Unimplement	ed							_	_
A15h   TMR4 <sup>(1)</sup>   Timer4 Module Register   0000 0000 0000   00	413h	_	Unimplement	ed							_	_
416h       PR4 <sup>(1)</sup> Timer4 Period Register       1111 1111 1111 1111 1111         417h       T4CON <sup>(1)</sup> —       T4OUTPS3 T4OUTPS1 T4OUTPS0 TMR4ON T4CKPS1 T4CKPS0 -000 0000 -000         418h       —       Unimplemented       —       —         419h       —       Unimplemented       —       —         41Ah       —       Unimplemented       —       —         41Bh       —       Unimplemented       —       —         41Ch       TMR6 <sup>(1)</sup> Timer6 Module Register       0000 0000 0000         41Dh       PR6 <sup>(1)</sup> Timer6 Period Register       1111 1111         41Eh       T6CON <sup>(1)</sup> —       T6OUTPS3 T6OUTPS2 T6OUTPS1 T6OUTPS0 TMR6ON T6CKPS1 T6CKPS0 -000 0000 -000	414h	_	Unimplement	ed							_	_
417h         T4CON <sup>(1)</sup> —         T4OUTPS3         T4OUTPS2         T4OUTPS1         T4OUTPS0         TMR4ON         T4CKPS1         T4CKPS0         -000         0000         -000           418h         —         Unimplemented         —         —         —         —           419h         —         Unimplemented         —         —         —         —           41Ah         —         Unimplemented         —         —         —         —           41Bh         —         Unimplemented         —         —         —         —           41Ch         TMR6 <sup>(1)</sup> Timer6 Module Register         0000 0000         0000         0000           41Dh         PR6 <sup>(1)</sup> Timer6 Period Register         1111 1111         111	415h	TMR4 <sup>(1)</sup>	Timer4 Modu	le Register							0000 0000	0000 0000
418h       —       Unimplemented       —	416h	PR4 <sup>(1)</sup>	Timer4 Period	d Register							1111 1111	1111 1111
419h       —       Unimplemented       —	417h	T4CON <sup>(1)</sup>	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR40N	T4CKPS1	T4CKPS0	-000 0000	-000 0000
41Ah       —       Unimplemented       —	418h	_	Unimplement	ed			•				_	_
41Bh         —         Unimplemented         —	419h	_	•						_	_		
41Ch         TMR6 <sup>(1)</sup> Timer6 Module Register         0000 0000         0000           41Dh         PR6 <sup>(1)</sup> Timer6 Period Register         1111 1111         1111 1111           41Eh         T6CON <sup>(1)</sup> —         T6OUTPS3 T6OUTPS2 T6OUTPS1 T6OUTPS0 TMR6ON T6CKPS1 T6CKPS0 -000 0000 -000         -000	41Ah	_	•						_	_		
41Dh         PR6 <sup>(1)</sup> Timer6 Period Register         1111 <th< td=""><td>41Bh</td><td>_</td><td colspan="6">,</td><td></td><td>_</td><td>_</td></th<>	41Bh	_	,							_	_	
41Eh T6CON <sup>(1)</sup> — T6OUTPS3 T6OUTPS2 T6OUTPS1 T6OUTPS0 TMR6ON T6CKPS1 T6CKPS0 -000 0000 -000	41Ch	TMR6 <sup>(1)</sup>	Timer6 Modu	le Register							0000 0000	0000 0000
	41Dh	PR6 <sup>(1)</sup>	Timer6 Period	5							1111 1111	1111 1111
41Fh — Unimplemented	41Eh	T6CON <sup>(1)</sup>	_	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	-000 0000	-000 0000
	41Fh	_	Unimplement	ed		•	•				_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.

2: These registers can be addressed from any bank.

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-8:** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Banks 9	9-30										
x00h/ x80h <sup>(2)</sup>	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	'		xxxx xxxx	xxxx xxxx
x00h/ x81h <sup>(2)</sup>	INDF1	Addressing the (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	1		xxxx xxxx	xxxx xxxx
x02h/ x82h <sup>(2)</sup>	PCL	Program Cou	gram Counter (PC) Least Significant Byte							0000 0000	0000 0000
x03h/ x83h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
x04h/ x84h <sup>(2)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
x05h/ x85h <sup>(2)</sup>	FSR0H	Indirect Data	ndirect Data Memory Address 0 High Pointer							0000 0000	0000 0000
x06h/ x86h <sup>(2)</sup>	FSR1L	Indirect Data	ndirect Data Memory Address 1 Low Pointer							0000 0000	uuuu uuuu
x07h/ x87h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
x08h/ x88h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
x09h/ x89h <sup>(2)</sup>	WREG	Working Reg	ister							0000 0000	uuuu uuuu
x0Ah/ x8Ah <sup>(2)</sup>	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter							-000 0000	-000 0000
x0Bh/ x8Bh <sup>(2)</sup>	INTCON	GIE PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCIF							0000 000x	0000 000u	
x0Ch/ x8Ch — x1Fh/ x9Fh	_	Unimplement	ted							_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved.
Shaded locations are unimplemented, read as '0'.

Note 1: PIC16F/LF1827 only.
2: These registers can be addressed from any bank.

**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 39

**TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
Bank 31	<u> </u>									_	
F80h <sup>(2)</sup>	INDF0	Addressing the (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	,		xxxx xxxx	xxxx xxxx
F81h <sup>(2)</sup>	INDF1		ddressing this location uses contents of FSR1H/FSR1L to address data memory ot a physical register)								xxxx xxxx
F82h <sup>(2)</sup>	PCL	Program Cou	ogram Counter (PC) Least Significant Byte								0000 0000
F83h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
F84h <sup>(2)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
F85h <sup>(2)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
F86h <sup>(2)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
F87h <sup>(2)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
F88h <sup>(2)</sup>	BSR	_	_	_	BSR4	BSR3	BSR2	BSR1	BSR0	0 0000	0 0000
F89h <sup>(2)</sup>	WREG	Working Reg	ister			II.			·	0000 0000	uuuu uuuu
F8Ah <sup>(2)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
F8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
F8Ch	_	Unimplement	Unimplemented							_	_
FE3h											
FE4h	STATUS_ SHAD	_	_	_	_	_	Z	DC	С	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	ister Shadow							0000 0000	uuuu uuuu
FE6h	BSR_ SHAD	_			Bank Select	Register Shad	dow			x xxxx	u uuuu
FE7h	PCLATH_ SHAD	_	Program Cou	nter Latch Hig	h Register Sh	adow				-xxx xxxx	uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	Memory Addr	ess 0 Low Poi	nter Shadow					xxxx xxxx	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data	Memory Addr	ess 0 High Po	inter Shadow					xxxx xxxx	uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data Memory Address 1 Low Pointer Shadow							xxxx xxxx	uuuu uuuu	
FEBh	FSR1H_ SHAD	Indirect Data Memory Address 1 High Pointer Shadow						xxxx xxxx	uuuu uuuu		
FECh	_	Unimplemented						_	_		
FEDh	STKPTR	_	_	_	Current Stac	k pointer				1 1111	1 1111
FEEh	TOSL	Top-of-Stack	Low byte		1					xxxx xxxx	uuuu uuuu
FEFh	TOSH	_	Top-of-Stack	Hiah byte						-xxx xxxx	-uuu uuuu


x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: PIC16F/LF1827 only.
2: These registers can be addressed from any bank.

#### 3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS



#### 3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

#### 3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, "Implementing a Table Read" (DS00556).

#### 3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

#### 3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching,  $_{\rm BRW}$  and  $_{\rm BRA}$ . The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

#### 3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-5 through 3-8). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit = 0 (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

#### 3.4.1 ACCESSING THE STACK


The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.


**Note:** Care should be taken when modifying the STKPTR while interrupts are enabled.


During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement STKPTR.


Reference Figure 3-5 through Figure 3-8 for examples of accessing the stack.

FIGURE 3-5: ACCESSING THE STACK EXAMPLE 1









#### 3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is set to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

### 3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:


- · Traditional Data Memory
- · Linear Data Memory
- · Program Flash Memory

FIGURE 3-9: **INDIRECT ADDRESSING** 0x0000 0x0000 **Traditional Data Memory** 0x0FFF 0x0FFF 0x1000 Reserved 0x1FFF 0x2000 Linear **Data Memory** 0x29AF 0x29B0 Reserved **FSR** 0x7FFF Address 0x8000 0x0000 Range Program Flash Memory 0xFFFF 0x7FFF Note: Not all memory regions are completely implemented. Consult device memory tables for memory limits.

#### 3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-10: TRADITIONAL DATA MEMORY MAP




#### 3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-11: LINEAR DATA MEMORY MAP



#### 3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower 8 bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-12: PROGRAM FLASH MEMORY MAP



**NOTES:** 

### 4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2, Code Protection and Device ID

### 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

#### **REGISTER 4-1: CONFIGURATION WORD 1**

R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	CP
bit 13						bit 7

| R/P-1/1 |
|---------|---------|---------|---------|---------|---------|---------|
| MCLRE   | PWRTE   | WDTE1   | WDTE0   | FOSC2   | FOSC1   | FOSC0   |
| bit 6   |         |         |         |         |         | bit 0   |

Legend:

bit 12

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 13 FCMEN: Fail-Safe Clock Monitor Enable bit

1 = Fail-Safe Clock Monitor is enabled0 = Fail-Safe Clock Monitor is disabled

Tail Gale Glock Worthor to disabled

IESO: Internal External Switchover bit

1 = Internal/External Switchover mode is enabled0 = Internal/External Switchover mode is disabled

bit 11 CLKOUTEN: Clock Out Enable bit

If FOSC configuration bits are set to LP, XT, HS modes:

This bit is ignored, CLKOUT function is disabled. Oscillator function on the CLKOUT pin.

All other FOSC modes:

1 = CLKOUT function is disabled. I/O function on the CLKOUT pin.

0 = CLKOUT function is enabled on the CLKOUT pin

bit 10-9 BOREN<1:0>: Brown-out Reset Enable bits<sup>(1)</sup>

11 = BOR enabled

10 = BOR enabled during operation and disabled in Sleep 01 = BOR controlled by SBOREN bit of the BORCON register

00 = BOR disabled

bit 8 CPD: Data Code Protection bit<sup>(2)</sup>

1 = Data memory code protection is disabled0 = Data memory code protection is enabled

bit 7 **CP**: Code Protection bit<sup>(3)</sup>

1 = Program memory code protection is disabled0 = Program memory code protection is enabled

bit 6 MCLRE: RA5/MCLR/VPP Pin Function Select bit

If LVP bit = 1:

This bit is ignored.

If LVP bit = 0:

1 =  $\overline{MCLR}/VPP$  pin function is  $\overline{MCLR}$ ; Weak pull-up enabled.

 MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUA register.

bit 5 **PWRTE**: Power-up Timer Enable bit<sup>(1)</sup>

1 = PWRT disabled

0 = PWRT enabled

bit 4-3 **WDTE<1:0>:** Watchdog Timer Enable bit

11 = WDT enabled

10 = WDT enabled while running and disabled in Sleep

01 = WDT controlled by the SWDTEN bit in the WDTCON register

00 = WDT disabled

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

2: The entire data EEPROM will be erased when the code protection is turned off during an erase.

3: The entire program memory will be erased when the code protection is turned off.

#### REGISTER 4-1: CONFIGURATION WORD 1 (CONTINUED)

bit 2-0 FOSC<2:0>: Oscillator Selection bits

111 = ECH: External Clock, High-Power mode (4-32 MHz): device clock supplied to CLKIN pin 110 = ECM: External Clock, Medium-Power mode (0.5-4 MHz): device clock supplied to CLKIN pin 101 = ECL: External Clock, Low-Power mode (0-0.5 MHz): device clock supplied to CLKIN pin

100 = INTOSC oscillator: I/O function on CLKIN pin

011 = EXTRC oscillator: External RC circuit connected to CLKIN pin

010 = HS oscillator: High-speed crystal/resonator connected between OSC1 and OSC2 pins

001 = XT oscillator: Crystal/resonator connected between OSC1 and OSC2 pins 000 = LP oscillator: Low-power crystal connected between OSC1 and OSC2 pins

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

2: The entire data EEPROM will be erased when the code protection is turned off during an erase.

3: The entire program memory will be erased when the code protection is turned off.

#### **REGISTER 4-2: CONFIGURATION WORD 2**

R/P-1/1	R/P-1/1	U-1	R/P-1/1	R/P-1/1	R/P-1/1	U-1
LVP	DEBUG	_	BORV	STVREN	PLLEN	_
bit 13						bit 7

U-1	U-1	R/P-1/1	U-1	U-1	R/P-1/1	R/P-1/1
_	_	Reserved	_	_	WRT1	WRT0
bit 6						bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

i = bit is set	U = Bit is cleared
bit 13	LVP: Low-Voltage Programming Enable bit <sup>(1)</sup> 1 = Low-voltage programming enabled 0 = High-voltage on MCLR must be used for programming
bit 12	<b>DEBUG:</b> In-Circuit Debugger Mode bit  1 = In-Circuit Debugger disabled, ICSPCLK and ICSPDAT are general purpose I/O pins  0 = In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicated to the debugger
bit 11	Unimplemented: Read as '1'
bit 10	BORV: Brown-out Reset Voltage Selection bit  1 = Brown-out Reset voltage set to 1.9V (typical)  0 = Brown-out Reset voltage set to 2.5V (typical)
bit 9	STVREN: Stack Overflow/Underflow Reset Enable bit  1 = Stack Overflow or Underflow will cause a Reset  0 = Stack Overflow or Underflow will not cause a Reset
bit 8	PLLEN: PLL Enable bit  1 = 4xPLL enabled  0 = 4xPLL disabled
bit 7-5	Unimplemented: Read as '1'
bit 4	Reserved: This location should be programmed to a '1'.
bit 3-2	Unimplemented: Read as '1'
bit 1-0	WRT<1:0>: Flash Memory Self-Write Protection bits  2 kW Flash memory (PIC16F/LF1826 only):  11 = Write protection off  10 = 000h to 1FFh write-protected, 200h to 7FFh may be modified by EECON control  01 = 000h to 3FFh write-protected, 400h to 7FFh may be modified by EECON control  00 = 000h to 7FFh write-protected, no addresses may be modified by EECON control  4 kW Flash memory (PIC16F/LF1827 only):  11 = Write protection off  10 = 000h to 1FFh write-protected, 200h to FFFh may be modified by EECON control
	01 = 000h to 7FFh write-protected, 800h to FFFh may be modified by EECON control 00 = 000h to FFFh write-protected, no addresses may be modified by EECON control

Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.

#### 4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

#### 4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the  $\overline{CP}$  bit in Configuration Word 1. When  $\overline{CP}$  = 0, external reads and writes of program memory (0000h-7FFFh) are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See **Section 4.3** "Write Protection" for more information.

#### 4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the  $\overline{CPD}$  bit. When  $\overline{CPD}$  = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

#### 4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

#### 4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 11.4 "Configuration Word and Device ID Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "PIC16F/LF1826/27 Memory Programming Specification" (DS41390).

#### 4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 11.4 "Configuration Word and Device ID Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

#### REGISTER 4-3: DEVICEID: DEVICE ID REGISTER<sup>(1)</sup>

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2
bit 13						bit 7

| R/P-1 |
|-------|-------|-------|-------|-------|-------|-------|
| DEV1  | DEV0  | REV4  | REV3  | REV2  | REV1  | REV0  |
| bit 6 |       |       |       |       |       | bit 0 |

Legend:	P = Programmable bit	U = Unimplemented bit, read as '0'
R = Readable bit	W = Writable bit	'0' = Bit is cleared
-n = Value at POR	'1' = Bit is set	x = Bit is unknown

bit 13-5 **DEV<8:0>:** Device ID bits

100111100 = PIC16F1826 100111101 = PIC16F1827 101000100 = PIC16LF1826 101000101 = PIC16LF1827

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision.

Note 1: This location cannot be written.

# 5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

#### 5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources

The oscillator module can be configured in one of six clock modes.


- 1. EC External clock.
- 2. LP 32 kHz Low-Power Crystal mode.
- XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- HS High Gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC).
- INTOSC Internal oscillator.

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Word 1. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces low, medium, and high frequency clock sources, designated LFINTOSC, MFINTOSC, and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.

FIGURE 5-1: SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM



#### 5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated phase-locked-loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHZ (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3** "Clock Switching" for additional information.

#### 5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
  - Timer1 Oscillator during run-time, or
  - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.

#### 5.2.1.1 EC Mode


The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has 3 power modes to select from through Configuration Word 1:

- High-power, 4-32 MHz (FOSC = 111)
- Medium-power, 0.5-4 MHz (FOSC = 110)
- Low-power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC® MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

### FIGURE 5-2: EXTERNAL CLOCK (EC) MODE OPERATION



#### 5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.


Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

FIGURE 5-3: QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- Note 1: A series resistor (Rs) may be required for quartz crystals with low drive level.
  - 2: The value of RF varies with the Oscillator mode selected (typically between 2 M $\Omega$  to 10 M $\Omega$ ).
- **Note 1:** Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC® Oscillator Design" (DS00849)
    - AN943, "Practical PIC® Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)

# FIGURE 5-4: CERAMIC RESONATOR OPERATION (XT OR HS MODE)



- Note 1: A series resistor (Rs) may be required for ceramic resonators with low drive level.
  - 2: The value of RF varies with the Oscillator mode selected (typically between 2 M $\Omega$  to 10 M $\Omega$ ).
  - **3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

#### 5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 5.4** "**Two-Speed Clock Start-up Mode**").

#### 5.2.1.4 4X PLL

The oscillator module contains a 4X PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4X PLL must fall within specifications. See the PLL Clock Timing Specifications in Section 29.0 "Electrical Specifications".

The 4X PLL may be enabled for use by one of two methods:

- Program the PLLEN bit in Configuration Word 2 to a '1'.
- 2. Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Word 2 is programmed to a '1', then the value of SPLLEN is ignored.

#### 5.2.1.5 TIMER1 Oscillator

The Timer1 Oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 Oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching"** for more information.


#### 5.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the state of the  $\overline{\text{CLKOUTEN}}$  bit in Configuration Word 1.

Figure 5-5 shows the external RC mode connections.

#### FIGURE 5-5: EXTERNAL RC MODES



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

CLKROE bits of the CLKRCON register.

- · threshold voltage variation
- · component tolerances
- packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

#### 5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration
  Word 1 to select the INTOSC clock source, which
  will be used as the default system clock upon a
  device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the  $\overline{\text{OSC2/CLKOUT}}$  pin is determined by the state of the  $\overline{\text{CLKOUTEN}}$  bit in Configuration Word 1.

The internal oscillator block has two independent oscillators and a dedicated phase-locked-loop, HFPLL that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated phase-locked-loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

#### 5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

The High Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running and can be utilized.

The High Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High Frequency Internal Oscillator Status Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

#### 5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running and can be utilized.

### 5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. A value of 0Fh will provide an adjustment to the maximum frequency. A value of 10h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

#### 5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

### 5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- · 32 MHz (requires 4X PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- · 500 kHz (Default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note: Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

### 5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4X PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Word 1 must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC selection (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4X PLL.

Note: The 4X PLL may also be enabled for use with the Internal Oscillator Block by programming the PLLEN bit in Configuration Word 2 to a '1'. However, the 4X PLL cannot be disabled by software and the 8 MHz HFINTOSC

option will no longer be available.

### 5.2.2.7 Internal Oscillator Clock Switch Timing


When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-6). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- IRCF<3:0> bits of the OSCCON register are modified.
- If the new clock is shut down, a clock start-up delay is started.
- Clock switch circuitry waits for a falling edge of the current clock.
- The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-6 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of Section 29.0 "Electrical Specifications".



#### 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- · Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

### 5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bits of the OSCCON register. The user can monitor the OSTS bit of the OSCSTAT register to determine the current system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

# 5.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the Timer1 Oscillator.

#### 5.3.3 TIMER1 OSCILLATOR

The Timer1 Oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See **Section 20.0** "**Timer1 Module with Gate Control**" for more information about the Timer1 peripheral.

### 5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 Oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

#### 5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT, or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit of the OSCSTAT register to

remain clear.

### 5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word 1) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Word 1 configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- · Wake-up from Sleep.

TABLE 5-1: OSCILLATOR SWITCHING DELAYS

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC <sup>(1)</sup> MFINTOSC <sup>(1)</sup> HFINTOSC <sup>(1)</sup>	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	Oscillator Warm-up Delay (Twarm)
Sleep/POR	EC, RC <sup>(1)</sup>	DC – 32 MHz	2 cycles
LFINTOSC	EC, RC <sup>(1)</sup>	DC – 32 MHz	1 cycle of each
Sleep/POR	Timer1 Oscillator LP, XT, HS <sup>(1)</sup>	32 kHz-20 MHz	1024 Clock Cycles (OST)
Any clock source	MFINTOSC <sup>(1)</sup> HFINTOSC <sup>(1)</sup>	31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 μs (approx.)
Any clock source	LFINTOSC <sup>(1)</sup>	31 kHz	1 cycle of each
Any clock source	Timer1 Oscillator	32 kHz	1024 Clock Cycles (OST)
PLL inactive	PLL active	16-32 MHz	2 ms (approx.)

Note 1: PLL inactive.


### 5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- System clock is switched to external clock source.

### 5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.


#### FIGURE 5-7: TWO-SPEED START-UP



#### 5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-8: FSCM BLOCK DIAGRAM



#### 5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-8. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

#### 5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

#### 5.5.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.


#### 5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.

#### FIGURE 5-9: FSCM TIMING DIAGRAM

this example have been chosen for clarity.



#### 5.6 Oscillator Control Registers

#### REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLEN	IRCF3	IRCF2	IRCF1	IRCF0	_	SCS1	SCS0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 **SPLLEN:** Software PLL Enable bit

If PLLEN in Configuration Word 1 = 1:

SPLLEN bit is ignored. 4x PLL is always enabled (subject to oscillator requirements)

If PLLEN in Configuration Word 1 = 0:

1 = 4x PLL is enabled 0 = 4x PLL is disabled

bit 6-3 IRCF<3:0>: Internal Oscillator Frequency Select bits

000x = 31 kHz LF 0010 = 31.25 kHz MF

0011 = 31.25 kHz HF<sup>(1)</sup>

0100 = 62.5 kHz MF

0101 = 125 kHz MF

0110 = 250 kHz MF

0111 = 500 kHz MF (default upon Reset)

1000 = 125 kHz HF<sup>(1)</sup> 1001 = 250 kHz HF<sup>(1)</sup>

1010 = 500 kHz HF<sup>(1)</sup>

1011 = 1 MHz HF 1100 = 2 MHz HF

1100 - 2 WILZIII

1101 = 4 MHz HF

1110 = 8 MHz or 32 MHz HF (see **Section 5.2.2.1 "HFINTOSC"**)

1111 = 16 MHz HF

bit 2 Unimplemented: Read as '0'

bit 1-0 SCS<1:0>: System Clock Select bits

1x = Internal oscillator block

01 = Timer1 oscillator

00 = Clock determined by FOSC<2:0> in Configuration Word 1

Note 1: Duplicate frequency derived from HFINTOSC.

#### REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

R-1/q	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/0	R-0/q
T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared q = Conditional

bit 7 T10SCR: Timer1 Oscillator Ready bit

<u>If T10SCEN = 1</u>:

1 = Timer1 oscillator is ready

0 = Timer1 oscillator is not ready

If T1OSCEN = 0:

1 = Timer1 clock source is always ready

bit 6 PLLR 4x PLL Ready bit

1 = 4x PLL is ready

0 = 4x PLL is not ready

bit 5 Oscillator Start-up Time-out Status bit

1 = Running from the clock defined by the FOSC<2:0> bits of the Configuration Word 1

0 = Running from an internal oscillator (FOSC<2:0> = 100)

bit 4 HFIOFR: High Frequency Internal Oscillator Ready bit

1 = HFINTOSC is ready

0 = HFINTOSC is not ready

bit 3 HFIOFL: High Frequency Internal Oscillator Locked bit

1 = HFINTOSC is at least 2% accurate

0 = HFINTOSC is not 2% accurate

bit 2 MFIOFR: Medium Frequency Internal Oscillator Ready bit

1 = MFINTOSC is ready

0 = MFINTOSC is not ready

bit 1 LFIOFR: Low Frequency Internal Oscillator Ready bit

1 = LFINTOSC is ready

0 = LFINTOSC is not ready

bit 0 HFIOFS: High Frequency Internal Oscillator Stable bit

1 = HFINTOSC is at least 0.5% accurate

0 = HFINTOSC is not 0.5% accurate

#### REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **TUN<5:0>:** Frequency Tuning bits

011111 = Maximum frequency

011110 =

•

•

000001 =

000000 = Oscillator module is running at the factory-calibrated frequency.

111111 =

•

•

100000 = Minimum frequency

#### TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN	IRCF3	IRCF2	IRCF1	IRCF0	_	SCS1	SCS0	67
OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	68
OSCTUNE	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	69
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	-	CCP2IE <sup>(1)</sup>	92
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF <sup>(1)</sup>	95
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	_	TMR10N	185

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by clock sources.

**Note 1:** PIC16F/LF1827 only.

### TABLE 5-3: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONTION	13:8	-	_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by clock sources.

NOTES:

#### 6.0 REFERENCE CLOCK MODULE

The reference clock module provides the ability to send a divided clock to the clock output pin of the device (CLKR) and provide a secondary internal clock source to the modulator module. This module is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application. The reference clock module includes the following features:

- · System clock is the source
- Available in all oscillator configurations
- · Programmable clock divider
- · Output enable to a port pin
- · Selectable duty cycle
- · Slew rate control

The reference clock module is controlled by the CLKRCON register (Register 6-1) and is enabled when setting the CLKREN bit. To output the divided clock signal to the CLKR port pin, the CLKROE bit must be set. The CLKRDIV<2:0> bits enable the selection of 8 different clock divider options. The CLKRDC<1:0> bits can be used to modify the duty cycle of the output clock<sup>(1)</sup>. The CLKRSLR bit controls slew rate limiting.

Note 1: If the base clock rate is selected without a divider, the output clock will always have a duty cycle equal to that of the source clock, unless a 0% duty cycle is selected. If the clock divider is set to base clock/2, then 25% and 75% duty cycle accuracy will be dependent upon the source clock.

For information on using the reference clock output with the modulator module, see **Section 22.0 "Data Signal Modulator"**.

#### 6.1 Slew rate

When a reference clock signal of 20 MHz or greater is required, the slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the CLKRSLR bit in the CLKRCON register.

#### 6.2 Effects of a Reset

Upon any device Reset, the reference clock module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

#### 6.3 Conflicts with the CLKR pin

There are two cases when the reference clock output signal cannot be output to the CLKR pin, if:

- · LP, XT, or HS oscillator mode is selected.
- · CLKOUT function is enabled.

Even if either of these cases are true, the module can still be enabled and the reference clock signal may be used in conjunction with the modulator module.

#### 6.3.1 OSCILLATOR MODES

If LP, XT, or HS oscillator modes are selected, the OSC2/CLKR pin must be used as an oscillator input pin and the CLKR output cannot be enabled. See Section 5.2 "Clock Source Types" for more information on different oscillator modes.

#### 6.3.2 CLKOUT FUNCTION

The CLKOUT function has a higher priority than the reference clock module. Therefore, if the CLKOUT function is enabled by the CLKOUTEN bit in Configuration Word 1, Fosc/4 will always be output on the port pin. Reference **Section 4.0** "**Device Configuration**" for more information.

#### 6.4 Operation During Sleep

As the reference clock module relies on the system clock as its source, and the system clock is disabled in Sleep, the module does not function in Sleep, even if an external clock source or the Timer1 clock source is configured as the system clock. The module outputs will remain in their current state until the device exits Sleep.

#### REGISTER 6-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CLKREN	CLKROE	CLKRSLR	CLKRDC1	CLKRDC0	CLKRDIV2	CLKRDIV1	CLKRDIV0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 CLKREN: Reference Clock Module Enable bit

1 = Reference Clock module is enabled

0 = Reference Clock module is disabled

bit 6 **CLKROE:** Reference Clock Output Enable bit<sup>(3)</sup>

1 = Reference Clock output is enabled on CLKR pin0 = Reference Clock output disabled on CLKR pin

bit 5 CLKRSLR: Reference Clock Slew Rate Control Limiting Enable bit

1 = Slew Rate limiting is enabled0 = Slew Rate limiting is disabled

bit 4-3 CLKRDC<1:0>: Reference Clock Duty Cycle bits

11 = Clock outputs duty cycle of 75%

10 = Clock outputs duty cycle of 50%

01 = Clock outputs duty cycle of 25%

00 = Clock outputs duty cycle of 0%

bit 2-0 CLKRDIV<2:0> Reference Clock Divider bits

111 = Base clock value divided by 128

110 = Base clock value divided by 64

101 = Base clock value divided by 32

100 = Base clock value divided by 16

011 = Base clock value divided by 8

010 = Base clock value divided by 4

001 = Base clock value divided by 2<sup>(1)</sup>

000 = Base clock value<sup>(2)</sup>

Note 1: In this mode, the 25% and 75% duty cycle accuracy will be dependent on the source clock duty cycle.

- 2: In this mode, the duty cycle will always be equal to the source clock duty cycle, unless a duty cycle of 0% is selected.
- **3:** To route CLKR to pin, CLKOUTEN of Configuration Word 1 = 1 is required. CLKOUTEN of Configuration Word 1 = 0 will result in Fosc/4.

## TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH REFERENCE CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRDC1	CLKRDC0	CLKRDIV2	CLKRDIV1	CLKRDIV0	72

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

## TABLE 6-2: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH REFERENCE CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFICA	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

**NOTES:** 

#### 7.0 **RESETS**


There are multiple ways to reset this device:

- · Power-on Reset (POR)
- · Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- · Stack Overflow
- · Stack Underflow
- · Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 7-1.

SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT FIGURE 7-1:



**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 75

### 7.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

#### 7.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Word 1.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting" (DS00607).

## 7.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Word 1. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 7-3 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Word 2.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 7-3 for more information.

TABLE 7-1: BOR OPERATING MODES

BOREN Config bits	SBOREN	Device Mode	BOR Mode	Device Operation upon release of POR	Device Operation upon wake- up from Sleep
BOR_ON (11)	Х	Х	Active	Waits for BOR rea	ady <sup>(1)</sup>
BOR_NSLEEP (10)	X	Awake	Active	Maita fan DOD na	-d.
BOR_NSLEEP (10)	Х	Sleep	Disabled	Waits for BOR ready	
BOR_SBOREN (01)	1	Х	Active	Begins immediate	ely
BOR_SBOREN (01)	0	Х	Disabled	Begins immediate	ely
BOR_OFF (00)	Х	Х	Disabled	Begins immediate	ely

**Note 1:** Even though this case specifically waits for the BOR, the BOR is already operating, so there is no delay in start-up.

#### 7.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Word 1 are set to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

## 7.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Word 1 are set to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.


#### 7.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word 1 are set to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

#### FIGURE 7-2: **BROWN-OUT READY**



#### FIGURE 7-3: **BROWN-OUT SITUATIONS**



#### **REGISTER 7-1: BORCON: BROWN-OUT RESET CONTROL REGISTER**

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	_	_	_	_	_	_	BORRDY
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7 SBOREN: Software Brown-out Reset Enable bit If BOREN<1:0> in Configuration Word 1 ≠ 01: SBOREN is read/write, but has no effect on the BOR.

If BOREN<1:0> in Configuration Word 1 = 01:

1 = BOR Enabled 0 = BOR Disabled

bit 6-1 Unimplemented: Read as '0'

bit 0 BORRDY: Brown-out Reset Circuit Ready Status bit

> 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive

## 7.3 MCLR

The  $\overline{\text{MCLR}}$  is an optional external input that can reset the device. The  $\overline{\text{MCLR}}$  function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 7-2).

TABLE 7-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

## 7.3.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the  $\overline{MCLR}$  Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR	pin low.
---------------------------------------	----------

## 7.3.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See Section 12.2 "PORTA Registers" for more information.

## 7.4 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The  $\overline{TO}$  and  $\overline{PD}$  bits in the STATUS register are changed to indicate the WDT Reset. See **Section 10.0** "Watchdog Timer" for more information.

### 7.5 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{\text{RI}}$  bit in the PCON register will be set to '0'. See Table 7-4 for default conditions after a RESET instruction has occurred.

#### 7.6 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See Section 3.4.2 "Overflow/Underflow Reset" for more information.

## 7.7 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

## 7.8 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the PWRTE bit of Configuration Word 1.

### 7.9 Start-up Sequence


Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 7-4). This is useful for testing purposes or to synchronize more than one device operating in parallel.

DS41391B-page 79



## 7.10 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 7-3 and Table 7-4 show the Reset conditions of these registers.

TABLE 7-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

STKOVF	STKUNF	RMCLR	RI	POR	BOR	ТО	PD	Condition
0	0	1	1	0	х	1	1	Power-on Reset
0	0	1	1	0	х	0	х	Illegal, TO is set on POR
0	0	1	1	0	х	х	0	Illegal, PD is set on POR
0	0	1	1	u	0	1	1	Brown-out Reset
u	u	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 7-4: RESET CONDITION FOR SPECIAL REGISTERS(2)

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu 0uuu
MCLR Reset during Sleep	0000h	1 0uuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 0uuu	uu uuuu
Brown-out Reset	0000h	1 1uuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	1u uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	u1 uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

## 7.11 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- · Stack Overflow Reset (STKOVF)
- Stack Underflow Reset (STKUNF)
- MCLR Reset (RMCLR)

The PCON register bits are shown in Register 7-2.

## REGISTER 7-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR
bit 7							bit 0

Legend:		
HC = Bit is cleared by hard	dware	HS = Bit is set by hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	STKOVF: Stack Overflow Flag bit  1 = A Stack Overflow occurred  0 = A Stack Overflow has not occurred or set to '0' by firmware
bit 6	STKUNF: Stack Underflow Flag bit  1 = A Stack Underflow occurred  0 = A Stack Underflow has not occurred or set to '0' by firmware
bit 5-4	Unimplemented: Read as '0'
bit 3	RMCLR: MCLR Reset Flag bit
	1 = A $\overline{\text{MCLR}}$ Reset has not occurred or set to '1' by firmware 0 = A $\overline{\text{MCLR}}$ Reset has occurred (set to '0' in hardware when a $\overline{\text{MCLR}}$ Reset occurs)
bit 2	RI: RESET Instruction Flag bit
	1 = A RESET instruction has not been executed or set to '1' by firmware 0 = A RESET instruction has been executed (set to '0' in hardware upon executing a RESET instruction)
bit 1	POR: Power-on Reset Status bit
	<ul><li>1 = No Power-on Reset occurred</li><li>0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li></ul>
bit 0	BOR: Brown-out Reset Status bit
	<ul> <li>1 = No Brown-out Reset occurred</li> <li>0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)</li> </ul>

TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	_	_	_	_	_	_	BORRDY	77
PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	81
STATUS	_	_	_	TO	PD	Z	DC	С	23
WDTCON	1	1	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	103

**Legend:** — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

**Note 1:** Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

#### 8.0 **INTERRUPTS**

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- · Interrupt Latency
- · Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce Interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 8-1 and Figure 8-2.

FIGURE 8-1: **INTERRUPT LOGIC** 



**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 83

FIGURE 8-2: PERIPHERAL INTERRUPT LOGIC -TMR1GIF TMR1GIE **ADIF** ADIE **RCIF RCIE** TXIF TXIE SSP1IF SSP1IE CCP1IF CCP1IE TMR2IF TMR2IE TMR1IF TMR1IE OSFIF **OSFIE** C2IF C2IE To Interrupt Logic C1IF (Figure 5-1) C1IE **EEIF** EEIE BCL1IF BCL1IE -CCP2IF<sup>(1)</sup> -CCP2IE<sup>(1)</sup> -CCP4IF<sup>(1)</sup> – CCP4IE<sup>(1)</sup> – CCP3IF<sup>(1)</sup> CCP3IE<sup>(1)</sup> CCP3IE(1) -TMR6IE(1) -TMR4IE(1) -TMR4IE(1) -BCL2IE(1) -BCL2IE(1) -SSP2IE(1) -SSP2IE(1) -

Note 1: These interrupts are available on PIC16F/LF1827 only

## 8.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIEx register)

The INTCON, PIR1, PIR2, PIR3 and PIR4 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 8.5 "Automatic Context Saving")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.


The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.


- **Note 1:** Individual interrupt flag bits are set, regardless of the state of any other enable bits.
  - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

### 8.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is 3 or 4 instruction cycles. For asynchronous interrupts, the latency is 3 to 5 instruction cycles, depending on when the interrupt occurs. See Figure 8-3 and Figure 8.3 for more details.







Note 1: INTF flag is sampled here (every Q1).

- 2: Asynchronous interrupt latency = 3-5 TcY. Synchronous latency = 3-4 TcY, where TcY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT not available in all oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 29.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

### 8.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the **Section 9.0 "Power-Down Mode (Sleep)"** for more details.

## 8.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

## 8.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- · W register
- STATUS register (except for TO and PD)
- · BSR register
- · FSR registers
- · PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

#### 8.5.1 **INTCON REGISTER**

Legend:

R = Readable bit

u = Bit is unchanged

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### **REGISTER 8-1:** INTCON: INTERRUPT CONTROL REGISTER

W = Writable bit

x = Bit is unknown

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W/HS-0/0	R/W/HS-0/0	R-0/0
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF
bit 7							bit 0

Note:

U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set	'0' = Bit is cleared	HS = Bit is set by hardware
bit 7	GIE: Global Interrupt Enable bit	
	<ul><li>1 = Enables all active interrupts</li><li>0 = Disables all interrupts</li></ul>	
bit 6	<b>PEIE:</b> Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts	
bit 5	<b>TMR0IE:</b> Timer0 Overflow Interrupt Enable 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt	e bit
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt	
bit 3	IOCIE: Interrupt-on-Change Enable bit  1 = Enables the interrupt-on-change  0 = Disables the interrupt-on-change	
bit 2	<b>TMR0IF:</b> Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow	it
bit 1	INTF: INT External Interrupt Flag bit  1 = The INT external interrupt occurred  0 = The INT external interrupt did not occu	ır
bit 0	<b>IOCIF:</b> Interrupt-on-Change Interrupt Flag 1 = When at least one of the interrupt-on-one 0 = None of the interrupt-on-change pins h	change pins changed state

**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 89

## 8.5.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 8-2.

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

## REGISTER 8-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TMR1GIE | ADIE    | RCIE    | TXIE    | SSP1IE  | CCP1IE  | TMR2IE  | TMR1IE  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIE: Timer1 Gate Interrupt Enable bit
	1 = Enables the Timer1 Gate Acquisition interrupt
	0 = Disables the Timer1 Gate Acquisition interrupt
bit 6	ADIE: A/D Converter (ADC) Interrupt Enable bit
	1 = Enables the ADC interrupt
	0 = Disables the ADC interrupt
bit 5	RCIE: USART Receive Interrupt Enable bit
	1 = Enables the USART receive interrupt
	0 = Disables the USART receive interrupt
bit 4	TXIE: USART Transmit Interrupt Enable bit
	1 = Enables the USART transmit interrupt
	0 = Disables the USART transmit interrupt
bit 3	<b>SSP1IE:</b> Synchronous Serial Port 1 (MSSP1) Interrupt Enable bit
	1 = Enables the MSSP1 interrupt
	0 = Disables the MSSP1 interrupt
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	1 = Enables the CCP1 interrupt
	0 = Disables the CCP1 interrupt
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the Timer2 to PR2 match interrupt
	0 = Disables the Timer2 to PR2 match interrupt
bit 0	TMR1IE: Timer1 Overflow Interrupt Enable bit
	1 = Enables the Timer1 overflow interrupt
	0 = Disables the Timer1 overflow interrupt

## 8.5.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 8-3.

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

## REGISTER 8-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE <sup>(1)</sup>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	OSFIE: Oscillator Fail Interrupt Enable bit
	1 = Enables the Oscillator Fail interrupt
	0 = Disables the Oscillator Fail interrupt
bit 6	C2IE: Comparator C2 Interrupt Enable bit
	1 = Enables the Comparator C2 interrupt
	0 = Disables the Comparator C2 interrupt
bit 5	C1IE: Comparator C1 Interrupt Enable bit
	1 = Enables the Comparator C1 interrupt
	0 = Disables the Comparator C1 interrupt
bit 4	<b>EEIE:</b> EEPROM Write Completion Interrupt Enable bit
	1 = Enables the EEPROM Write Completion interrupt
	0 = Disables the EEPROM Write Completion interrupt
bit 3	BCL1IE: MSSP1 Bus Collision Interrupt Enable bit
	1 = Enables the MSSP1 Bus Collision Interrupt
	0 = Disables the MSSP1 Bus Collision Interrupt
bit 2-1	Unimplemented: Read as '0'
bit 0	CCP2IE: CCP2 Interrupt Enable bit
	1 = Enables the CCP2 interrupt
	0 = Disables the CCP2 interrupt

Note 1: PIC16F/LF1827 only.

## 8.5.4 PIE3 REGISTER<sup>(1)</sup>

The PIE3 register contains the interrupt enable bits, as shown in Register 8-4.

**Note 1:** The PIE3 register is available only on the PIC16F/LF1827 device.

**2:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

## REGISTER 8-4: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3<sup>(1)</sup>

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	CCP4IE: CCP4 Interrupt Enable bit
	1 = Enables the CCP4 interrupt
	0 = Disables the CCP4 interrupt
bit 4	CCP3IE: CCP3 Interrupt Enable bit
	1 = Enables the CCP3 interrupt
	0 = Disables the CCP3 interrupt
bit 3	TMR6IE: TMR6 to PR6 Match Interrupt Enable bit
	1 = Enables the TMR6 to PR6 Match interrupt
	0 = Disables the TMR6 to PR6 Match interrupt
bit 2	Unimplemented: Read as '0'
bit 1	TMR4IE: TMR4 to PR4 Match Interrupt Enable bit
	1 = Enables the TMR4 to PR4 Match interrupt
	0 = Disables the TMR4 to PR4 Match interrupt
bit 0	Unimplemented: Read as '0'

Note 1: This register is only available on PIC16F/LF1827.

## 8.5.5 PIE4 REGISTER<sup>(1)</sup>

The PIE4 register contains the interrupt enable bits, as shown in Register 8-5.

**Note 1:** The PIE4 register is available only on the PIC16F/LF1827 device.

**2:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

## REGISTER 8-5: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_	_	_	_	_	_	BCL2IE	SSP2IE
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 1 BCL2IE: MSSP2 Bus Collision Interrupt Enable bit

1 = Enables the MSSP2 Bus Collision Interrupt0 = Disables the MSSP2 Bus Collision Interrupt

bit 0 SSP2IE: Master Synchronous Serial Port 2 (MSSP2) Interrupt Enable bit

1 = Enables the MSSP2 interrupt0 = Disables the MSSP2 interrupt

Note 1: This register is only available on PIC16F/LF1827.

## 8.5.6 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 8-6.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 8-6: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Note:

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	RCIF: USART Receive Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	TXIF: USART Transmit Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	<b>SSP1IF:</b> Synchronous Serial Port 1 (MSSP1) Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending

## 8.5.7 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 8-7.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 8-7: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0
OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF <sup>(1)</sup>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	OSFIF: Oscillator Fail Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	C2IF: Comparator C2 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	C1IF: Comparator C1 Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	<b>EEIF:</b> EEPROM Write Completion Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	BCL1IF: MSSP1 Bus Collision Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2-1	Unimplemented: Read as '0'
bit 0	CCP2IF: CCP2 Interrupt Flag bit <sup>(1)</sup>
	1 = Interrupt is pending
	0 = Interrupt is not pending

Note 1: PIC16F/LF1827 only.

## 8.5.8 PIR3 REGISTER<sup>(1)</sup>

The PIR3 register contains the interrupt flag bits, as shown in Register 8-8.

- **Note 1:** The PIR3 register is available only on the PIC16F/LF1827 device.
  - 2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 8-8: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3<sup>(1)</sup>

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0
_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5	CCP4IF: CCP4 Interrupt Flag bit
	<ul><li>1 = Interrupt is pending</li><li>0 = Interrupt is not pending</li></ul>
bit 4	CCP3IF: CCP3 Interrupt Flag bit
	<ul><li>1 = Interrupt is pending</li><li>0 = Interrupt is not pending</li></ul>
bit 3	TMR6IF: TMR6 to PR6 Match Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2	Unimplemented: Read as '0'
bit 1	TMR4IF: TMR4 to PR4 Match Interrupt Flag bit
	<ul><li>1 = Interrupt is pending</li><li>0 = Interrupt is not pending</li></ul>
bit 0	Unimplemented: Read as '0'

Note 1: This register is only available on PIC16F/LF1827.

## 8.5.9 PIR4 REGISTER<sup>(1)</sup>

The PIR4 register contains the interrupt flag bits, as shown in Register 8-9.

- **Note 1:** The PIR4 register is available only on the PIC16F/LF1827 device.
  - 2: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 8-9: PIR4: PERIPHERAL INTERRUPT REQUEST REGISTER 4<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	R/W/HS-0/0	R/W/HS-0/0
_	_	_	_	_	_	BCL2IF	SSP2IF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared HS = Bit is set by hardware

bit 7-2 Unimplemented: Read as '0'

bit 1 BCL2IF: MSSP2 Bus Collision Interrupt Flag bit

1 = A Bus Collision was detected (must be cleared in software)

0 = No Bus collision was detected

bit 0 SSP2IF: Master Synchronous Serial Port 2 (MSSP2) Interrupt Flag bit

1 = The Transmission/Reception/Bus Condition is complete (must be cleared in software)

0 = Waiting to Transmit/Receive/Bus Condition in progress

Note 1: This register is only available on PIC16F/LF1827.

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE <sup>(1)</sup>	91
PIE3 <sup>(1)</sup>	_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	92
PIE4 <sup>(1)</sup>	_	_	_	_	_	_	BCL2IE	SSP2IE	93
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF <sup>(1)</sup>	95
PIR3 <sup>(1)</sup>	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	96
PIR4 <sup>(1)</sup>	_	_	_	_	_	_	BCL2IF	SSP2IF	97

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by Interrupts.

Note 1: PIC16F/LF1827 only.

**NOTES:** 

## 9.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- ADC is unaffected, if the dedicated FRC clock is selected.
- Capacitive Sensing oscillator is unaffected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- · I/O pins should not be floating
- · External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- · Modules using 31 kHz LFINTOSC
- · Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

### 9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 7.10** "**Determining the Cause of a Reset**".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

#### 9.1.1 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP.
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared.

- If the interrupt occurs during or after the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.





Note 1: XT, HS or LP Oscillator mode assumed.

2: CLKOUT is not available in XT, HS, or LP Oscillator modes, but shown here for timing reference.

3: Tost = 1024 Tosc (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	132
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	132
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	132
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE <sup>(1)</sup>	91
PIE4 <sup>(1)</sup>	-	_	_	_	_	_	BCL2IE	SSP2IE	93
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF <sup>(1)</sup>	95
PIR4 <sup>(1)</sup>	-	_	_	_	_	_	BCL2IF	SSP2IF	97
STATUS	_	_	_	TO	PD	Z	DC	С	23
WDTCON	_	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	103

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used in Power-down mode.

Note 1: PIC16F/LF1827 only.


## 10.0 WATCHDOG TIMER

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- · Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 268 seconds (typical)
- · Multiple Reset conditions
- · Operation during Sleep

## FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



### 10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator.

## 10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Word 1. See Table 10-1.

#### 10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Word 1 are set to '11', the WDT is always on.

WDT protection is active during Sleep.

#### 10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Word 1 are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

#### 10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Word 1 are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

TABLE 10-1: WDT OPERATING MODES

WDTE Config bits	SWDTEN	Device Mode	WDT Mode
WDT_ON (11)	Х	Х	Active
WDT_NSLEEP (10)	Х	Awake	Active
WDT_NSLEEP (10)	Х	Sleep	Disabled
WDT_SWDTEN (01)	1	Х	Active
WDT_SWDTEN (01)	0	Х	Disabled
WDT_OFF (00)	X	Χ	Disabled

#### 10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1ms to 268 seconds. After a Reset, the default time-out period is 2 seconds.

#### 10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- · Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- · Oscillator fail event
- · WDT is disabled
- OST is running

See Table 10-2 for more information.

## 10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits in the STATUS register are changed to indicate the event. See **Section 3.0 "Memory Organization"** and The STATUS register (Register 3-1) for more information.

## TABLE 10-2: WDT CLEARING CONDITIONS

Conditions	WDT		
WDTE<1:0> = 00			
WDTE<1:0> = 01 and SWDTEN = 0			
WDTE<1:0> = 10 and enter Sleep	Cleared		
CLRWDT Command	Cleared		
Oscillator Fail Detected			
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK			
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST		
Change INTOSC divider (IRCF bits)	Unaffected		

#### REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
_	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN
bit 7							bit 0

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -m/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared

bit 7-6 Unimplemented: Read as '0'

bit 5-1 WDTPS<4:0>: Watchdog Timer Period Select bits

> Bit Value = Prescale Rate 00000 = 1:32 (Interval 1 ms typ)

> 00001 = 1:64 (Interval 2 ms typ)

00010 = 1:128 (Interval 4 ms typ) 00011 = 1:256 (Interval 8 ms typ)

00100 = 1:512 (Interval 16 ms typ)

00101 = 1:1024 (Interval 32 ms typ) 00110 = 1:2048 (Interval 64 ms typ)

00111 = 1:4096 (Interval 128 ms typ)

01000 = 1:8192 (Interval 256 ms typ)

01001 = 1:16384 (Interval 512 ms typ)

01010 = 1:32768 (Interval 1s typ)

01011 = 1:65536 (Interval 2s typ) (Reset value)

 $01100 = 1:131072 (2^{17}) (Interval 4s typ)$   $01101 = 1:262144 (2^{18}) (Interval 8s typ)$ 

01110 = 1:524288 (2<sup>19</sup>) (Interval 16s typ)  $01111 = 1:1048576 (2^{20}) (Interval 32s typ)$ 

 $10000 = 1:2097152 (2^{21}) (Interval 64s typ)$  $10001 = 1:4194304 (2^{22}) (Interval 128s typ)$ 

 $10010 = 1.8388608 (2^{23}) (Interval 256s typ)$ 

10011 = Reserved. Results in minimum interval (1:32)

11111 = Reserved. Results in minimum interval (1:32)

bit 0 SWDTEN: Software Enable/Disable for Watchdog Timer bit

If WDTE<1:0> = 00:

This bit is ignored.

If WDTE<1:0> = 01:

1 = WDT is turned on

0 = WDT is turned off

If WDTE<1:0> = 1x:

This bit is ignored.

**NOTES:** 

# 11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The Data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block of the PIC16F/LF1826/27 devices, the EEDATL and EEDATH registers form a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

### 11.1 EEADRL and EEADRH Registers

The EEADRL and EEADRH registers can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

#### 11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

#### REGISTER 11-1: EEDATL: EEPROM DATA REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| EEDATL7 | EEDATL6 | EEDATL5 | EEDATL4 | EEDATL3 | EEDATL2 | EEDATL1 | EEDATL0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **EEDATL<7:0>**: 8 Least Significant data bits of data EEPROM or Read from program memory

#### REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
	_	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0
b	it 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 **EEDATH<5:0>**: 6 Most Significant Data bits from program memory

#### REGISTER 11-3: EEADRL: EEPROM ADDRESS REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| EEADR7  | EEADR6  | EEADR5  | EEADR4  | EEADR3  | EEADR2  | EEADR1  | EEADR0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **EEADRL<7:0>**: 8 Least Significant Address bits for EEPROM or program memory

#### REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

U-0	R/W-0/0						
_	EEADRH6	EEADRH5	EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 Unimplemented: Read as '0'

bit 6-0 **EEADRH<6:0>**: Specifies the 7 Most Significant Address bits or high bits for program memory reads

#### REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'S = Bit can only be setx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedHC = Bit is cleared by hardware

bit 7 **EEPGD:** Flash Program/Data EEPROM Memory Select bit

1 = Accesses program space Flash memory

0 = Accesses data EEPROM memory

bit 6 **CFGS:** Flash Program/Data EEPROM or Configuration Select bit

1 = Accesses Configuration, User ID and Device ID Registers

0 = Accesses Flash Program or data EEPROM Memory

bit 5 LWLO: Load Write Latches Only bit

If EEPGD = 1 or CFGS = 1: (accessing program Flash)

- 1 = The next WR command does not initiate a write to the PFM; only the program memory latches are updated.
- 0 = The next WR command writes a value from EEDATH:EEDATL into program memory latches and initiates a write to the PFM of all the data stored in the program memory latches.

If EEPGD = 0 and CFGS = 1: (Accessing data EEPROM)

LWLO is ignored. The next WR command initiates a write to the data EEPROM.

bit 4 FREE: Program Flash Erase Enable bit

If EEPGD = 1 or CFGS = 1: (accessing program Flash)

- 1 = Perform an program Flash erase operation on the next WR command (cleared by hardware after completion of erase).
- 0 = Perform a program Flash write operation on the next WR command.

If EEPGD = 0 and CFGS = 0: (Accessing data EEPROM)

FREE is ignored. The next WR command will initiate both a erase cycle and a write cycle.

- bit 3 WRERR: EEPROM Error Flag bit
  - 1 = Condition could indicate an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit.
  - 0 = The program or erase operation completed normally.
- bit 2 WREN: Program/Erase Enable bit
  - 1 = Allows program/erase cycles
  - 0 = Inhibits programming/erasing of program Flash and data EEPROM
- bit 1 WR: Write Control bit
  - 1 = Initiates a program Flash or data EEPROM program/erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete. The WR bit can only be set (not cleared) in software.
  - 0 = Program/erase operation to the Flash or data EEPROM is complete and inactive.
- bit 0 RD: Read Control bit
  - 1 = Initiates an program Flash or data EEPROM read. Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software.
  - 0 = Does not initiate a program Flash or data EEPROM data read.

## REGISTER 11-6: EECON2: EEPROM CONTROL 2 REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
EEPROM control register 2										
bit 7	bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

#### bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to **Section 11.1.3 "Writing to the Data EEPROM Memory"** for more information.

# 11.1.2 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

#### **EXAMPLE 11-1: DATA EEPROM READ**

```
BANKSEL EEADRL ;

MOVLW DATA_EE_ADDR;

MOVWF EEADRL ;Data Memory;
;Address to read

BCF EECON1, CFGS;Deselect Config space
BCF EECON1, EEPGD;Point to DATA memory
BSF EECON1, RD ;EE Read

MOVF EEDATL, W ;W = EEDATL
```

**Note:** Data EEPROM can be read regardless of the setting of the  $\overline{CPD}$  bit.

# 11.1.3 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

#### **EXAMPLE 11-2: DATA EEPROM WRITE**

```
BANKSEL EEADRL
                       ;
MOVLW
       DATA EE ADDR
MOVWF
        EEADRL
                       ;Data Memory Address to write
        DATA EE DATA
MOVLW
                       ;Data Memory Value to write
MOVWF
        EEDATL
BCF
        EECON1, CFGS
                       ;Deselect Configuration space
        EECON1, EEPGD
BCF
                      ; Point to DATA memory
        EECON1, WREN
                       ;Enable writes
BSF
BCF
        INTCON, GIE
                       ;Disable INTs.
MOVLW
        55h
MOVWF
        EECON2
                       ;Write 55h
MOVLW
        0AAh
MOVWF
        EECON2
                      ;Write AAh
        EECON1, WR
                      ;Set WR bit to begin write
BSF
        INTCON, GIE
BSF
                       ;Enable interrupts
        EECON1, WREN
BCF
                       ;Disable writes
BTFSC
        EECON1, WR
                       ; Wait for write to complete
GOTO
                       :Done
```

# 11.1.4 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- Write the Least and Most Significant address bits to the EEADRL and EEADRH registers.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATL and EEDATH registers; therefore, it can be read as two bytes in the following instructions.

EEDATL and EEDATH registers will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPs. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
  - **2:** Data EEPROM can be read regardless of the setting of the  $\overline{\text{CPD}}$  bit.


#### **EXAMPLE 11-3: FLASH PROGRAM READ**

```
BANKSEL EEADRL
MOVLW MS PROG EE ADDR
MOVWF EEADRH
                              ;MS Byte of Program Address to read
MOVLW LS_PROG_EE_ADDR
MOVWF EEADRL
                              ;LS Byte of Program Address to read
BANKSEL EECON1
                              ; Point to PROGRAM memory
BSF
     EECON1, EEPGD
       EECON1, RD
BSF
                              ;EE Read
                              ;First instruction after BSF EECON1,RD executes normally
NOP
NOP
                              ; Any instructions here are ignored as program
                              ; memory is read in second cycle after BSF EECON1, RD
BANKSEL EEDATL
MOVF EEDATL, W
                              ;W = LS Byte of Program Memory
MOVWF LOWPMBYTE
                              ;W = MS Byte of Program EEDATL
MOVF
       EEDATH, W
MOVWF HIGHPMBYTE
```

#### **EXAMPLE 11-4: FLASH PROGRAM MEMORY READ**

```
This code block will read 1 word of program
* memory at the memory address:
   PROG_ADDR_HI: PROG_ADDR_LO
  data will be returned in the variables;
  PROG DATA HI, PROG DATA LO
   BANKSEL EEADRL
                            ; Select Bank for EEPROM registers
   MOVLW
            PROG_ADDR_LO
                           ; Store LSB of address
   MOVWF
            EEADRL
   MOVLW
            PROG ADDR HI
   MOVWL
            EEADRH
                             ; Store MSB of address
   BCF
            EECON1, CFGS
                            ; Select Configuration Space
                            ; Select Program Memory
            EECON1, EEPGD
   BSF
            INTCON, GIE
                            ; Disable interrupts
   BCF
   BSF
            EECON1,RD
                            ; Initiate read
   NOP
                            ; Executed (Figure 11-1)
   NOP
                            ; Ignored (Figure 11-1)
   BSF
            INTCON, GIE
                            ; Restore interrupts
   MOVF
            EEDATL, W
                            ; Get LSB of word
                            ; Store in user location
            PROG_DATA_LO
   MOVWF
                            ; Get MSB of word
            EEDATH, W
   MOVF
                             ; Store in user location
   MOVWF
            PROG_DATA_HI
```

# FIGURE 11-1: FLASH PROGRAM MEMORY READ CYCLE EXECUTION



# 11.2 Erasing Program Memory

While executing code, program memory can only be erased by rows. A row consists of 32 words where the EEADRL<4:0> = 0000. To erase a row:

- Load the EEADRH and EEADRL registers with the address of new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD bit of the EECON1 register.
- 4. Set the FREE bit of the EECON1 register.
- 5. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- Set control bit WR of the EECON1 register to begin the write operation.

# 11.3 Writing to Flash Program Memory

Before writing, program memory should be erased using the Erase Program Memory command.

No automatic erase occurs upon the initiation of the write; if the program Flash needs to be erased before writing, the row (32 words) must be erased previously.

Flash program memory may only be written to if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of the Configuration Word 2. Flash program memory must be written in eight-word blocks. See Figure 11-2 for more details. A block consists of eight words with sequential addresses, with a lower boundary defined by an address, where EEADRL<3:0> = 0000. All block writes to program memory are done as 32-word erase by eight-word write operations. The write operation is edge-aligned and cannot occur across boundaries.

When the LWLO bit is '1', the write sequence will only load the buffer register and will not actually initiate the write to program Flash:

- Set the EEPGD, WREN and LWLO bits of the EECON1 register.
- Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- Set control bit WR of the EECON1 register to begin the write operation.

To write program data, it must first be loaded into the buffer registers (see Figure 11-1). This is accomplished by first writing the destination address to EEADRL and EEADRH and then writing the data to EEDATA and EEDATH. After the address and data have been set up, then the following sequence of events must be executed:

- Set the EEPGD control bit of the EECON1 register.
- 2. Set the LWLO bit of the EECON1 register.
- Write 55h, then AAh, to EECON2 (Flash programming sequence).
- Set the WR control bit of the EECON1 register.


Up to eight buffer register locations can be written to with correct data. If less than eight words are being written to in the block of eight words, then the data for the unprogrammed words should be set to all ones.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase/write operation. The user must place two NOP instructions after the WR bit is set. Since data is being written to buffer registers, the writing of the first seven words of the block appears to occur immediately. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the erase takes place (i.e., the last word of the sixteen-word block erase). This is not Sleep mode as the clocks and peripherals will continue to run. After the eight-word write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

An example of the complete eight-word write sequence is shown in Example 11-5. The initial address is loaded into the EEADRH and EEADRL register pair; the eight words of data are loaded using indirect addressing.

Note:

The code sequence provided in Example 12-5 must be repeated 4 times to fully program an erased program memory row of 32 words.



**FIGURE 11-2: BLOCK WRITES TO 8K FLASH PROGRAM MEMORY** 

**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 113

#### **EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY**

```
; This write routine assumes the following:
; 1. The 16 bytes of data are loaded, starting at the address in DATA ADDR
; 2. Each word of data to be written is made up of two adjacent bytes in DATA ADDR,
     stored in little endian format
; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH:ADDRL
; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F
       BCF
                   INTCON, GIE
                                 ; Disable ints so required sequences will execute properly
       BANKSEL
                                 ; Bank 3
                  EEADRH
       MOVF
                  ADDRH, W
                                  ; Load initial address
       MOVWF
                   EEADRH
       MOVF
                   ADDRL, W
       MOVWF
                   EEADRL
                  LOW DATA_ADDR ; Load initial data address
       M-TVOM
       MOVWF
                  FSR0L
       MOVLW
                 HIGH DATA ADDR ; Load initial data address
       MOVWF
                 FSR0H
LOOP
                 INDF0++
       MOVIW
                                  ; Load first data byte into lower
       MOVWF
                   EEDATL
       MOVIW
                   INDF0++
                                  ; Load second data byte into upper
       MOVWF
                   EEDATH
                                 ; Point to program memory
                  EECON1, EEPGD
       BSF
                  EECON1, CFGS
                                  ; Not configuration space
       BCF
       BSF
                  EECON1, WREN
                                  ; Enable writes
       MOVF
                  EEADRL,W
                                  ; Check if lower bits of address are '000'
                                  ; Check if we're on the last of 8 addresses
       XORLW
                  0 \times 0.7
       ANDLW
                   0x07
                   STATUS, Z
                                  ; Exit if last of eight words,
       BTFSC
       GOTO
                   START WRITE
       BSF
                  EECON1,LWLO
                                  ; Only Load Write Latches
       MOVLW
                  55h
                                  ; Start of required write sequence:
       MOVWF
                   EECON2
                                  ; Write 55h
  Required
Sequence
       MOVLW
                   0AAh
       MOVWF
                   EECON2
                                 ; Write AAh
       BSF
                   EECON1,WR
                                  ; Set WR bit to begin write
       NOP
                                  ; Any instructions here are ignored as processor
                                  ; halts to begin write sequence
       NOP
                                  ; Processor will stop here and wait for write to complete.
                                  ; After write processor continues with 3rd instruction.
       INCF
                   EEADRL, F
                                  ; Still loading latches Increment address
       GOTO
                   LOOP
                                  ; Write next latches
START WRITE
                   EECON1, LWLO
                                  ; No more Latches only - Actually start write
       MOVIW
                   55h
                                  ; Start of required write sequence:
       MOVWF
                   EECON2
                                  ; Write 55h
  Required
Sequence
      MOVLW
                   0AAh
       MOVWF
                   EECON2
                                  ; Write AAh
       BSF
                   EECON1,WR
                                  ; Set WR bit to begin write
       NOP
                                  ; Any instructions here are ignored as processor
                                  ; halts to begin write sequence
       NOP
                                  ; Processor will stop here and wait for write complete.
                                  ; after write processor continues with 3rd instruction
       BCF
                   EECON1, WREN
                                  ; Disable writes
       BSF
                   INTCON, GIE
                                  ; Enable interrupts
```

# 11.4 Configuration Word and Device ID Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-1.

When read access is initiated on an unallowed address, the EEDATH:EEDATL registers are cleared.

Writes can be disabled via the WRT Configuration bits. Refer to the Configuration Word 2.

TABLE 11-1: PFM AND FUSE ACCESS VIA EECON1/EEDATH:EEDATL REGISTERS (WHEN CFGS = 1)

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

#### **EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS**

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG ADDR HI: PROG ADDR LO
   data will be returned in the variables;
   PROG_DATA_HI, PROG_DATA_LO
                          ; Select Bank 2
   BANKSEL EEADRL
   MOVLW PROG_ADDR_LO
   ## Store LSB of address MOVLW PROG_ADDR_HI ;

MOVWL FFADRU
                           ; Store MSB of address
           EECON1, CFGS
                          ; Deselect Configuration Space
   BCF
           EECON1, EEPGD ; Select Program Memory
   BSF
           INTCON,GIE ; Disable interrupts
   BCF
           EECON1,RD
                          ; Initiate read
   BSF
   NOP
                            ; Executed (Figure 11-1)
   NOP
                            ; Ignored (Figure 11-1)
           INTCON, GIE
                            ; Restore interrupts
   BSF
                           ; Get LSB of word
   MOVF
           EEDATL, W
   MOVWF
           PROG DATA LO
                           ; Store in user location
   MOVF
           EEDATH,W
                           ; Get MSB of word
           PROG DATA HI
                           ; Store in user location
   MOVWF
```

### 11.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written.

#### **EXAMPLE 11-6: WRITE VERIFY**

```
BANKSEL EEDATL
MOVE
       EEDATL, W
                   ; EEDATL not changed
                   ;from previous write
RSF
       EECON1, RD ; YES, Read the
                   ; value written
XORWF
       EEDATL, W
BTFSS
       STATUS, Z
                   ; Is data the same
GOTO
       WRITE_ERR
                   ;No, handle error
                   :Yes, continue
```

#### 11.5.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

# 11.6 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- · Brown-out
- · Power Glitch
- · Software Malfunction

# 11.7 Data EEPROM Operation During Code-Protect

Data memory can be code-protected by programming the  $\overline{\text{CPD}}$  bit in the Configuration Word 1 to 'o'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	107
EECON2	EECON2   EEPROM Control Register 2 (not a physical register)							108*	
EEADRL	EEADRL7	EEADRL6	EEADRL5	EEADRL4	EEADRL3	EEADRL2	EEADRL1	EEADRL0	106
EEADRH	_	EEADRH6	EEADRH5	EEADRH4	EEADRH3	EEADRH2	EEADRH1	EEADRH0	106
EEDATL	EEDATL7	EEDATL6	EEDATL5	EEDATL4	EEDATL3	EEDATL2	EEDALT1	EEDATL0	106
EEDATH	_	_	EEDATH5	EEDATH4	EEDATH3	EEDATH2	EEDATH1	EEDATH0	106
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE	91
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF	95

**Legend:** — = unimplemented read as '0'. Shaded cells are not used by Data EEPROM module.

Page provides register information.

# 12.0 I/O PORTS

Depending on the device selected and peripherals enabled, there are two ports available. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:


- · TRISx registers (data direction register)
- PORTx registers (reads the levels on the pins of the device)
- · LATx registers (output latch)

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same affect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

FIGURE 12-1: GENERIC I/O PORT OPERATION



#### 12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCONx) registers are used to steer specific peripheral input and output functions between different pins. The APFCONx registers are shown in Register 12-1 and Register 12-2. For this device family, the following functions can be moved between different pins.

- RX/DT
- SDO1
- SS1 (Slave Select 1)
- P2B
- CCP2/P2A
- P1D
- P1C
- · CCP1/P1A
- TX/CK

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

## REGISTER 12-1: APFCON0: ALTERNATE PIN FUNCTION CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
RXDTSEL	SDO1SEL	SS1SEL	P2BSEL <sup>(1)</sup>	CCP2SEL <sup>(1)</sup>	P1DSEL	P1CSEL	CCP1SEL
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Rit is set	'0' = Bit is cleared	

bit 7	RXDTSEL: Pin Selection bit
	0 = RX/DT function is on RB1
	1 = RX/DT function is on RB2
bit 6	SDO1SEL: Pin Selection bit
	0 = SDO1 function is on RB2
	1 = SDO1 function is on RA6
bit 5	SS1SEL: Pin Selection bit
	0 = SS1 function is on RB5
	1 = SS1 function is on RA5
bit 4	P2BSEL: Pin Selection bit
	0 = P2B function is on RB7
	1 = P2B function is on RA6
bit 3	CCP2SEL: Pin Selection bit
	0 = CCP2/P2A function is on RB6
	1 = CCP2/P2A function is on RA7
bit 2	P1DSEL: Pin Selection bit
	0 = P1D function is on RB7
	1 = P1D function is on RA6
bit 1	P1CSEL: Pin Selection bit
	0 = P1C function is on RB6
	1 = P1C function is on RA7
bit 0	CCP1SEL: Pin Selection bit
	0 = CCP1/P1A function is on RB3
	1 = CCP1/P1A function is on RB0

Note 1: PIC16F/LF1827 only.

## REGISTER 12-2: APFCON1: ALTERNATE PIN FUNCTION CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0
_	_	_	_	_	_	_	TXCKSEL
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1	Unimplemented: Read as '0'				
bit 0	TXCKSEL: Pin Selection bit				
	0 = TX/CK function is on RB2				
	1 = TX/CK function is on RB5				

### 12.2 PORTA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-4). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA5, which is input only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-3) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-4) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The ANSELA register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

## **EXAMPLE 12-1: INITIALIZING PORTA**

BANKSEL PORTA	;
CLRF PORTA	;Init PORTA
BANKSEL LATA	;Data Latch
CLRF LATA	;
BANKSEL ANSELA	;
CLRF ANSELA	;digital I/O
BANKSEL TRISA	;
MOVLW 0Ch	;Set RA<3:2> as inputs
MOVWF TRISA	;and set RA<7:4,1:0>
	;as outputs

#### **REGISTER 12-3: PORTA: PORTA REGISTER**

R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x
RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 RA<7:0>: PORTA I/O Value bits<sup>(1)</sup>
1 = Port pin is > VIH
0 = Port pin is < VIL

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### REGISTER 12-4: TRISA: PORTA TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 TRISA<7:6>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

 $_{0}$  = PORTA pin configured as an output

bit 5 TRISA5: RA5 Port Tri-State Control bit

This bit is always '1' as RA5 is an input only

bit 4-0 TRISA<4:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

#### REGISTER 12-5: LATA: PORTA DATA LATCH REGISTER

R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 LATA<7:6>: RA<7:6> Output Latch Value bits<sup>(1)</sup>

bit 5 Unimplemented: Read as '0

bit 4-0 LATA<4:0>: RA<4:0> Output Latch Value bits<sup>(1)</sup>

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return

of actual I/O pin values.

#### REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

U-0	U-0	R/W-1/1	U-0	U-0	U-0	U-0	U-0
_	_	WPUA5	_	_	_	_	
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 Unimplemented: Read as '0'

bit 5 WPUA5: Weak Pull-up RA5 Control bit

If  $\overline{\text{MCLRE}}$  in Configuration Word 1 = 0,  $\overline{\text{MCLR}}$  is disabled):

1 = Weak Pull-up enabled<sup>(1)</sup>0 = Weak Pull-up disabled

If  $\overline{MCLRE}$  in Configuration Word 1 = 1,  $\overline{MCLR}$  is enabled):

Weak Pull-up is always enabled.

bit 4-0 **Unimplemented:** Read as '0'

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

#### 12.2.1 ANSELA REGISTER

The ANSELA register (Register 12-7) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISA register (Register 12-4) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the

TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

The ANSELA register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

## REGISTER 12-7: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	_	_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Note:

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 ANSA<4:0>: Analog Select between Analog or Digital Function on pins RA<4:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

 $1 = \text{Analog input. Pin is assigned as analog input}^{(1)}$ . Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

# 12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

## RA0

- 1. SDO2 (PIC16F/LF1827 only)
- 2. RA0

#### RA1

- 1. SS2 (PIC16F/LF1827 only)
- 2. RA1

#### RA2

- 1. DACOUT (DAC)
- 2. RA2

#### RA3

- 1. SRQ (SR Latch)
- 2. CCP3 (PIC16F/LF1827 only)
- 3. C1OUT (Comparator)
- 4. RA3

#### RA4

- 1. SRNQ (SR Latch)
- 2. CCP4 (PIC16F/LF1827 only)
- 3. TOCKI
- 4. C2OUT (Comparator)
- 5. RA4

#### RA5

Input only pin.

#### <u>RA6</u>

- 1. OSC2 (enabled by Configuration Word)
- 2. CLKOUT
- 3. CLKR
- 4. SDO1
- 5. P1D
- 6. P2B (PIC16F/LF1827 only)
- 7. RA6

#### RA7

- 1. OSC1/CLKIN (enabled by Configuration Word)
- 2. P10
- 3. CCP2 (PIC16F/LF1827 only)
- 4. P2A (PIC16F/LF1827 only)
- 5. RA7

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
LATA	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	120
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	119
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
WPUA	_	_	WPUA5	_	-	_	_	_	121

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

# TABLE 12-2: SUMMARY OF CONFIGURATION WORD ASSOCIATED WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	1	_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	50
	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	50

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

### 12.3 PORTB and TRISB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 12-9). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-2 shows how to initialize PORTB.

Reading the PORTB register (Register 12-8) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISB register (Register 12-9) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'. Example 12-2 shows how to initialize PORTB.

#### **EXAMPLE 12-2: INITIALIZING PORTB**

BANKSEL	PORTB	;
CLRF	PORTB	;Init PORTB
BANKSEL	ANSELB	
CLRF	ANSELB	;Make RB<7:0> digital
BANKSEL	TRISB	;
MOVLW	B'11110000'	;Set RB<7:4> as inputs
		;and RB<3:0> as outputs
MOVWF	TRISB	;
1		

**Note:** The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### 12.3.1 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:0> enable or disable each pull-up (see Register 12-11). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the WPUEN bit of the OPTION register.

#### 12.3.2 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Power-on Reset. Reference **Section 13.0** "Interrupt-On-Change" for more information.

#### REGISTER 12-8: PORTB: PORTB REGISTER

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RB7     | RB6     | RB5     | RB4     | RB3     | RB2     | RB1     | RB0     |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 **RB<7:0>**: PORTB I/O Pin bit

1 = Port pin is > VIH 0 = Port pin is < VIL

#### REGISTER 12-9: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7  | TRISB6  | TRISB5  | TRISB4  | TRISB3  | TRISB2  | TRISB1  | TRISB0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 TRISB<7:0>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

## REGISTER 12-10: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7   | LATB6   | LATB5   | LATB4   | LATB3   | LATB2   | LATB1   | LATB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 LATB<7:0>: PORTB Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

#### REGISTER 12-11: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUB7   | WPUB6   | WPUB5   | WPUB4   | WPUB3   | WPUB2   | WPUB1   | WPUB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

#### 12.3.3 ANSELB REGISTER

The ANSELB register (Register 12-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no affect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The TRISB register (Register 12-9) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the

TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### REGISTER 12-12: ANSELB: PORTB ANALOG SELECT REGISTER

R/W-1/1	U-0						
ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_
bit 7							bit 0

Note:

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-1 ANSB<7:1>: Analog Select between Analog or Digital Function on Pins RB<7:1>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

bit 0 Unimplemented: Read as '0'

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

# 12.3.4 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions, such as the EUSART RX signal, override other port functions and are included in the priority list.

#### RB0

- 1. P1A
- 2. RB0

#### RB1

- 1. SDA1
- 2. RX/DT
- 3. RB1

#### RB2

- 1. SDA2 (PIC16F/LF1827 only)
- 2. TX/CK
- 3. RX/DT
- 4. SDO1
- 5. RB2

#### RB3

- 1. MDOUT
- 2. CCP1/P1A
- 3. RB3

#### RB4

- 1. SCL1
- 2. SCK1
- 3. RB4

#### RB5

- 1. SCL2 (PIC16F/LF1827 only)
- 2. TX/CK
- 3. SCK2 (PIC16F/LF1827 only)
- 4. P1B
- 5. RB5

### RB6

- 1. ICSPCLK (Programming)
- 2. T10SI
- 3. P1C
- 4. CCP2 (PIC16F/LF1827 only)
- 5. P2A (PIC16F/LF1827 only)
- 6. RB6

## RB7

- 1. ICSPDAT (Programming)
- 2. T10S0
- 3. P1D
- 4. P2B (PIC16F/LF1827 only)
- 5. RB7

#### TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	00	,	\_ O.O	.07.000	J., (				
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	128
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	126
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	126
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	127

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

**NOTES:** 

# 13.0 INTERRUPT-ON-CHANGE

The PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORTB pin, or combination of PORTB pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- · Individual pin configuration
- · Rising and falling edge detection
- · Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

# 13.1 Enabling the Module

To allow individual PORTB pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

# 13.2 Individual Pin Configuration

For each PORTB pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCBPx bit of the IOCBP register is set. To enable a pin to detect a falling edge, the associated IOCBNx bit of the IOCBN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCBPx bit and the IOCBNx bit of the IOCBP and IOCBN registers, respectively.

# 13.3 Interrupt Flags

The IOCBFx bits located in the IOCBF register are status flags that correspond to the interrupt-on-change pins of PORTB. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCBFx bits.

### 13.4 Clearing Interrupt Flags

The individual status flags, (IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

#### **EXAMPLE 13-1:**

```
MOVLW 0xff
XORWF IOCBF, W
ANDWF IOCBF, F
```

### 13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCBF register will be updated prior to the first instruction executed out of Sleep.

#### REGISTER 13-1: IOCBP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBP7  | IOCBP6  | IOCBP5  | IOCBP4  | IOCBP3  | IOCBP2  | IOCBP1  | IOCBP0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

#### bit 7-0 **IOCBP<7:0>:** Interrupt-on-Change Positive Edge Enable bits

- 1 = Interrupt-on-change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-change disabled for the associated pin

#### REGISTER 13-2: IOCBN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7  | IOCBN6  | IOCBN5  | IOCBN4  | IOCBN3  | IOCBN2  | IOCBN1  | IOCBN0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

### bit 7-0 **IOCBN<7:0>:** Interrupt-on-Change Negative Edge Enable bits

- 1 = Interrupt-on-change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-change disabled for the associated pin

#### REGISTER 13-3: IOCBF: INTERRUPT-ON-CHANGE FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCBF7     | IOCBF6     | IOCBF5     | IOCBF4     | IOCBF3     | IOCBF2     | IOCBF1     | IOCBF0     |
| bit 7      |            |            |            |            |            |            | bit 0      |

# Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedHS = Bit is set by hardware

## bit 7-0 **IOCBF<7:0>:** Interrupt-on-Change Flag bits

- 1 = An enabled change was detected on the associated pin. Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.

IOCIE **IOCBF**x IOCBNx -D Q From all other IOCBFx ·CK individual pin detectors R IOC Interrupt to RBx CPU Core IOCBPx -D Q CK 🎤 R Q2 Clock Cycle

FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM

TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	128
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	132
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	132
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	132
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by interrupt-on-change.

**NOTES:** 

# 14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- · Comparator positive input
- Digital-to-Analog Converter (DAC)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

### 14.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC, Comparators, and DAC is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.


The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 15.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC and comparator module. Reference Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 17.0 "Comparator Module" for additional information.

#### 14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See Section 29.0 "Electrical Specifications" for the minimum delay requirement.

FIGURE 14-1: VOLTAGE REFERENCE BLOCK DIAGRAM



#### REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
FVREN	FVRRDY <sup>(1)</sup>	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedg = Value depends on condition

bit 7 **FVREN:** Fixed Voltage Reference Enable bit 0 = Fixed Voltage Reference is disabled 1 = Fixed Voltage Reference is enabled **FVRRDY:** Fixed Voltage Reference Ready Flag bit<sup>(1)</sup> bit 6 0 = Fixed Voltage Reference output is not ready or not enabled 1 = Fixed Voltage Reference output is ready for use bit 5-4 Reserved: Read as '0'. Maintain these bits clear. bit 3-2 CDAFVR<1:0>: Comparator and DAC Fixed Voltage Reference Selection bit 00 = Comparator and DAC Fixed Voltage Reference Peripheral output is off. 01 = Comparator and DAC Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = Comparator and DAC Fixed Voltage Reference Peripheral output is 2x (2.048V)(2) 11 = Comparator and DAC Fixed Voltage Reference Peripheral output is 4x (4.096V)(2) bit 1-0 ADFVR<1:0>: ADC Fixed Voltage Reference Selection bit 00 = ADC Fixed Voltage Reference Peripheral output is off. 01 = ADC Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = ADC Fixed Voltage Reference Peripheral output is 2x (2.048V)(2) 11 = ADC Fixed Voltage Reference Peripheral output is 4x (4.096V)(2)

Note 1: FVRRDY is always '1' on devices with the LDO (PIC16F1826/27).

2: Fixed Voltage Reference output cannot exceed VDD.

### TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE FVR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136

Legend: Shaded cells are unused by the FVR module.


# 15.0 ANALOG-TO-DIGITAL **CONVERTER (ADC) MODULE**

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result register (ADRES). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

**FIGURE 15-1:** ADC BLOCK DIAGRAM



**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 137

# 15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- · ADC voltage reference selection
- · ADC conversion clock source
- · Interrupt control
- · Result formatting

#### 15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

**Note:** Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

#### 15.1.2 CHANNEL SELECTION

There are 14 channel selections available:

- AN<11:0> pins
- · DAC Output
- · FVR (Fixed Voltage Reference) Output

Refer to Section 16.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2** "**ADC Operation**" for more information.

# 15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- · VREF+ pin
- VDD
- FVR

The ADNREF bits of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See Section 14.0 "Fixed Voltage Reference (FVR)" for more details on the fixed voltage reference.

#### 15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 29.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.


TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock P	eriod (TAD)			•	uency (Fosc) uency (Fosc)		
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	62.5ns <sup>(2)</sup>	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs
Fosc/4	100	125 ns <sup>(2)</sup>	200 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	4.0 μs
Fosc/8	001	0.5 μs <sup>(2)</sup>	400 ns <sup>(2)</sup>	0.5 μs <sup>(2)</sup>	1.0 μs	2.0 μs	8.0 μs <sup>(3)</sup>
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs <sup>(3)</sup>
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	64.0 μs <sup>(3)</sup>
FRC	x11	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>

**Legend:** Shaded cells are outside of recommended range.

- Note 1: The FRC source has a typical TAD time of 1.6  $\mu s$  for VDD.
  - 2: These values violate the minimum required TAD time.
  - **3:** For faster conversion times, the selection of another clock source is recommended.
  - 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

# FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



#### 15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
  - 2: The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.


Please refer to **Section 8.0 "Interrupts"** for more information.

#### 15.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

# FIGURE 15-3: 10-BIT A/D CONVERSION RESULT FORMAT



### 15.2 ADC Operation

#### 15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to Section 15.2.6 "A/D Conversion Procedure".

#### 15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- · Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

#### 15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

#### 15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

## 15.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

TABLE 15-2: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16F/LF1826	ECCP1
PIC16F/LF1827	CCP4

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 23.0 "Capture/Compare/PWM Modules (ECCP1, ECCP2, CCP3, CCP4)" for more information.

# 15.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (Refer to the TRIS register)
  - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
  - · Select ADC conversion clock
  - · Configure voltage reference
  - · Select ADC input channel
  - · Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - · Clear ADC interrupt flag
  - Enable ADC interrupt
  - · Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).
  - **Note 1:** The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.
    - 2: Refer to Section 15.3 "A/D Acquisition Requirements".

### **EXAMPLE 15-1: A/D CONVERSION**

```
; This code block configures the ADC
; for polling, Vdd and Vss references, Frc
; clock and ANO input.
;Conversion start & polling for completion
; are included.
BANKSEL ADCON1
        B'11110000' ; Right justify, Frc
MOVLW
                    ;clock
MOVWF
        ADCON1
                    ;Vdd and Vss Vref
BANKSEL TRISA
         TRISA,0
BSF
                   ;Set RAO to input
BANKSEL ANSEL
BSF
         ANSEL, 0 ; Set RAO to analog
BANKSEL
        ADCON0
         B'00000001' ;Select channel AN0
MOVLW
MOVWF
         ADCON0
                    ;Turn ADC On
         SampleTime ;Acquisiton delay
CALL
         ADCONO, ADGO ; Start conversion
BSF
BTFSC
         ADCON0, ADGO ; Is conversion done?
GOTO
         $-1
                   ;No, test again
BANKSEL
        ADRESH
MOVF
         ADRESH,W ;Read upper 2 bits
         RESULTHI
MOVWF
                    ;store in GPR space
BANKSEL
         ADRESL
         ADRESL,W
MOVF
                    ;Read lower 8 bits
MOVWF
         RESULTLO
                     ;Store in GPR space
```

#### 15.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

#### REGISTER 15-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0						
_	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '0' bit 6-2 CHS<4:0>: Analog Channel Select bits 00000 = ANO 00001 **= AN1** 00010 = AN2 00011 = AN3 00100 = AN4 00101 = AN5 00110 = AN6 00111 = AN7 01000 = AN8 01001 **= AN9** 01010 = AN10 01011 = AN11 01100 = Reserved. No channel connected. 11101 = Reserved. No channel connected. 11110 = DAC output<sup>(1)</sup> 11111 = FVR (Fixed Voltage Reference) Buffer 1 Output(2) GO/DONE: A/D Conversion Status bit bit 1 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed. 0 = A/D conversion completed/not in progress ADON: ADC Enable bit bit 0 1 = ADC is enabled 0 = ADC is disabled and consumes no operating current

Note 1: See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information.

2: See Section 14.0 "Fixed Voltage Reference (FVR)" for more information.

#### REGISTER 15-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
ADFM	ADCS2	ADCS1	ADCS0	_	ADNREF	ADPREF1	ADPREF0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six Most Significant bits of ADRESH are set to '0' when the conversion result is loaded.

0 = Left justified. Six Least Significant bits of ADRESL are set to '0' when the conversion result is loaded.

bit 6-4 ADCS<2:0>: A/D Conversion Clock Select bits

000 = Fosc/2

001 = Fosc/8

010 = Fosc/32

011 = FRC (clock supplied from a dedicated RC oscillator)

100 = Fosc/4

101 = Fosc/16

110 = Fosc/64

111 = FRC (clock supplied from a dedicated RC oscillator)

bit 3 **Unimplemented:** Read as '0'

bit 2 ADNREF: A/D Negative Voltage Reference Configuration bit

0 = VREF- is connected to AVss

1 = VREF- is connected to external VREF-

bit 1-0 ADPREF<1:0>: A/D Positive Voltage Reference Configuration bits

00 = VREF+ is connected to AVDD

01 = Reserved

10 = VREF+ is connected to external VREF+

11 = VREF+ is connected to internal fixed voltage reference

# REGISTER 15-3: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES9  | ADRES8  | ADRES7  | ADRES6  | ADRES5  | ADRES4  | ADRES3  | ADRES2  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 ADRES<9:2>: ADC Result Register bits

Upper 8 bits of 10-bit conversion result

# REGISTER 15-4: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES1  | ADRES0  | _       | _       | _       | _       | _       | _       |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-6 ADRES<1:0>: ADC Result Register bits

Lower 2 bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

# REGISTER 15-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| _       | _       | _       | _       | _       | _       | ADRES9  | ADRES8  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-2 **Reserved**: Do not use.

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper 2 bits of 10-bit conversion result

# REGISTER 15-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADRES7  | ADRES6  | ADRES5  | ADRES4  | ADRES3  | ADRES2  | ADRES1  | ADRES0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-0 ADRES<7:0>: ADC Result Register bits

Lower 8 bits of 10-bit conversion result

## 15.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (Chold) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor Chold. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is  $10~\mathrm{k}\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### **EQUATION 15-1: ACQUISITION TIME EXAMPLE**

Assumptions: Temperature =  $50^{\circ}$ C and external impedance of  $10k\Omega 5.0V VDD$ 

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$$
  
=  $TAMP + TC + TCOFF$   
=  $2\mu s + TC + [(Temperature - 25°C)(0.05\mu s/°C)]$ 

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD}$$
 ;[1]  $V_{CHOLD}$  charged to within 1/2 lsb

$$V_{APPLIED}\left(1-e^{\frac{-T_{C}}{RC}}\right) = V_{CHOLD}$$
 ;[2]  $V_{CHOLD}$  charge response to  $V_{APPLIED}$ 

$$V_{APPLIED}\left(1-e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1-\frac{1}{(2^{n+1})-1}\right)$$
 ; combining [1] and [2]

**Note:** Where n = number of bits of the ADC.

Solving for TC:

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/511)$$

$$= -10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.001957)$$


$$= 1.12\mu s$$

*Therefore:* 

$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05Ms/^{\circ}C)]$$
  
= 4.42\mu s

- Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
  - 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
  - 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

FIGURE 15-4: ANALOG INPUT MODEL



# FIGURE 15-5: ADC TRANSFER FUNCTION




TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	143
ADCON1	ADFM	ADCS2	ADCS1	ADCS0	_	ADNREF	ADPREF1	ADPREF0	144
ADRESH	A/D Result I	Register High	1						146*
ADRESL	A/D Result F	Register Low							146*
ANSELA	_	_	_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	128
CCPxCON	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204
INTCON	GIE	PEIE	TMR0IE	INTE	IOCE	TMR0IF	INTF	IOCF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS	154
DACCON1	_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	154

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for ADC module.

<sup>\*</sup> Page provides register information.

**NOTES:** 

# 16.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- · FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- · Comparator positive input
- · ADC input channel
- · DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

## 16.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equations:

#### **EQUATION 16-1: DAC OUTPUT VOLTAGE**

$$VOUT = \left( (VSRC+ - VSRC-) \times \frac{DACR < 4:0>}{32} \right) + VSRC-$$

$$VSRC+ = VDD, VREF+ \text{ or } FVR1$$

$$VSRC- = VSS \text{ or } VREF-$$

#### 16.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in Section 29.0 "Electrical Specifications".

# 16.3 Low-Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSRC+), or the negative voltage source, (VSRC-) can be disabled.

The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the positive voltage source.

# 16.4 Output Clamped to Positive Voltage Source

The DAC output voltage can be set to VSRC+ with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- · Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACRx bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 16.6 "DAC Voltage Reference Output"** for more information.

# 16.5 Output Clamped to Negative Voltage Source

The DAC output voltage can be set to VSRC- with the least amount of power consumption by performing the following:

- · Clearing the DACEN bit in the DACCON0 register.
- · Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper negative source.
- Configuring the DACRx bits to '00000' in the DACCON1 register.

This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

## 16.6 DAC Voltage Reference Output

The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 16-2 shows an example buffering technique.

FIGURE 16-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM





FIGURE 16-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



# 16.7 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

#### 16.8 Effects of a Reset

A device Reset affects the following:

- · DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DAC1R<4:0> range select bits are cleared.

### REGISTER 16-1: DACCONO: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 DACEN: DAC Enable bit

1 = DAC is enabled0 = DAC is disabled

bit 6 DACLPS: DAC Low-Power Voltage State Select bit

1 = DAC Positive reference source selected0 = DAC Negative reference source selected

bit 5 DACOE: DAC Voltage Output Enable bit

1 = DAC voltage level is also an output on the DACOUT pin0 = DAC voltage level is disconnected from the DACOUT pin

bit 4 Unimplemented: Read as '0'

bit 3-2 DACPSS<1:0>: DAC Positive Source Select bits

00 = VDD 01 = VREF+

10 = FVR Buffer2 output11 = Reserved, do not use

bit 1 **Unimplemented:** Read as '0'

bit 0 DACNSS: DAC Negative Source Select bits

1 = VREF-0 = VSS

#### REGISTER 16-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

VOUT = ((VSRC+) - (VSRC-))\*(DACR<4:0>/(2<sup>5</sup>)) + VSRC-

**Note 1:** The output select bits are always right justified to ensure that any number of bits can be used without affecting the register layout

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS	154
DACCON1	-	-	1	DACR4	DACR3	DACR2	DACR1	DACR0	154

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the DAC module.

**NOTES:** 

## 17.0 COMPARATOR MODULE


Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Independent comparator control
- · Programmable input selection
- · Comparator output is available internally/externally
- · Programmable output polarity
- · Interrupt-on-change
- · Wake-up from Sleep
- · Programmable Speed/Power optimization
- · PWM shutdown
- · Programmable and fixed voltage reference

## 17.1 Comparator Overview

A single comparator is shown in Figure 17-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

#### FIGURE 17-1: SINGLE COMPARATOR



**Note:** The black areas of the output of the comparator represents the uncertainty due to input offsets and response time.

#### CxNCH<1:0>/ CxON<sup>(1)</sup> **CXINTP** Interrupt det C12IN0-Set CxIF C12IN1-Interrupt CxINTN MUX 2 (2) C12IN2det\_ **CXPOL** C12IN3-CxVN MCXOUT To Data Bus D Cx<sup>(3)</sup> CxVP Q1 ΕN C1IN+ **CxHYS** MUX DAC-1 (2) **CxSP** To ECCP PWM Logic FVR Buffer2 -C12IN+ CXSYNC CxON CXOE TRIS bit CXOUT CxPCH<1:0> $\times$ D Q (from Timer1) To Timer1 and SR Latch T1CLK SYNCCXOUT When CxON = 0, the Comparator will produce a '0' at the output Note 1: When CxON = 0, all multiplexer inputs are disconnected. Output of comparator can be frozen during debugging.

FIGURE 17-2: COMPARATOR 1 MODULE SIMPLIFIED BLOCK DIAGRAM

To Timer1 and SR Latch

SYNCCXOUT

DS41391B-page 159

#### CxNCH<1:0>, CxON(1) Interrupt **CXINTP** det C12IN0-Set CxIF C12IN1-Interrupt CxINTN-MUX C12IN2-2 (2) det\_ CXPOL C12IN3-CxVN To Data Bus Cx<sup>(3)</sup> MCxOUT CxVP Q1 ΕN C1IN+ CxHYS MUX DAC 1 (2) CxSP To ECCP PWM Logic 2 FVR Buffer2-**CXSYNC** <u>CxO</u>E CxON TRIS bit CXOUT CxPCH<1:0> 0 Q (from Timer1)

T1CLK

**FIGURE 17-3: COMPARATOR 2 MODULE SIMPLIFIED BLOCK DIAGRAM** 

When CxON = 0, all multiplexer inputs are disconnected. 2:

Output of comparator can be frozen during debugging. 3:

### 17.2 Comparator Control

Each comparator has 2 control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 17-1) contain Control and Status bits for the following:

- Enable
- · Output selection
- Output polarity
- · Speed/Power selection
- · Hysteresis enable
- · Output synchronization

The CMxCON1 registers (see Register 17-2) contain Control bits for the following:

- · Interrupt enable
- · Interrupt edge polarity
- · Positive input channel selection
- · Negative input channel selection

#### 17.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

# 17.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- · CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set
  - Note 1: The CxOE bit of the CMxCON0 register overrides the PORT data latch. Setting the CxON bit of the CMxCON0 register has no impact on the port override.
    - 2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

#### 17.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 17-1 shows the output state versus input conditions, including polarity control.

TABLE 17-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVn > CxVp	0	0
CxVn < CxVp	0	1
CxVn > CxVp	1	0
CxVn < CxVp	1	1

# 17.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

### 17.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

These hysteresis levels change as a function of the comparator's Speed/Power mode selection.

Table 17-2 shows the hysteresis levels.

TABLE 17-2: HYSTERESIS LEVELS

CxSP	CxHYS Enabled	CxHYS Disabled
0	± 3mV	<< ± 1mV
1	± 20mV	± 3mV

These levels are approximate.

See Section 29.0 "Electrical Specifications" for more information.

## 17.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 20.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

# 17.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 17-2) and the Timer1 Block Diagram (Figure 20-1) for more information.

### 17.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- · CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

Note: Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

# 17.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · C1IN+ or C2IN+ analog pin
- DAC
- · FVR (Fixed Voltage Reference)
- Vss (Ground)

**Note:** For C1 on the PIC16F1826/7 devices, this selection changes to the C12IN+ pin.

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 16.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

# 17.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note: To use CxIN+ and CxINx- pins as analog input, the appropriate bits must be set in the ANSEL register and the corresponding TRIS bits must also be set to disable the output drivers.

# 17.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 29.0** "Electrical Specifications" for more details.

## 17.9 Interaction with ECCP Logic

The C1 and C2 comparators can be used as general purpose comparators. Their outputs can be brought out to the C1OUT and C2OUT pins. When the ECCP Auto-Shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.


# 17.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 17-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - **2:** Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

FIGURE 17-4: ANALOG INPUT MODEL



#### REGISTER 17-1: CMxCON0: COMPARATOR X CONTROL REGISTER 0

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown
'1' = Bit is set '0' = Bit is cleared

U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets

bit 7 **CxON:** Comparator Enable bit

1 = Comparator is enabled and consumes no active power

0 = Comparator is disabled

bit 6 **CxOUT:** Comparator Output bit

If CxPOL = 1 (inverted polarity):

1 = CxVP < CxVN 0 = CxVP > CxVN

If CxPOL = 0 (non-inverted polarity):

1 = CxVP > CxVN 0 = CxVP < CxVN

bit 5 **CxOE:** Comparator Output Enable bit

1 = CxOUT is present on the CxOUT pin. Requires that the associated TRIS bit be cleared to actually drive the pin. Not affected by CxON.

0 = CxOUT is internal only

bit 4 CxPOL: Comparator Output Polarity Select bit

1 = Comparator output is inverted0 = Comparator output is not inverted

bit 3 Unimplemented: Read as '0'

bit 2 CxSP: Comparator Speed/Power Select bit

1 = Comparator operates in normal power, higher speed mode0 = Comparator operates in low-power, low-speed mode

bit 1 CxHYS: Comparator Hysteresis Enable bit

1 = Comparator hysteresis enabled0 = Comparator hysteresis disabled

bit 0 CxSYNC: Comparator Output Synchronous Mode bit

1 = Comparator output to Timer1 and I/O pin is synchronous to changes on the Timer1 clock source. Output updated on the falling edge of Timer1 clock source.

0 = Comparator output to Timer1 and I/O pin is asynchronous

#### REGISTER 17-2: CMxCON1: COMPARATOR CX CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
CxINTP	CxINTN	CxPCH1	CxPCH0	_	_	CxNCH1	CxNCH0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 CXINTP: Comparator Interrupt on Positive Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a positive going edge of the CxOUT bit

0 = No interrupt flag will be set on a positive going edge of the CxOUT bit

bit 6 CXINTN: Comparator Interrupt on Negative Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit

0 = No interrupt flag will be set on a negative going edge of the CxOUT bit

bit 5-4 CxPCH<1:0>: Comparator Positive Input Channel Select bits

00 = CxVP connects to CxIN+ pin
01 = CxVP connects to CVDAC

10 = CxVP connects to FVR Voltage Reference

For C1:

11 = CxVP connects to C12IN+ pin

For C2:

11 = CxVP connects to Vss

bit 3-2 **Unimplemented:** Read as '0'

bit 1-0 CxNCH<1:0>: Comparator Negative Input Channel Select bits

00 = CxVN connects to C12IN0- pin 01 = CxVN connects to C12IN1- pin 10 = CxVN connects to C12IN2- pin

11 = CxVN connects to C12IN3- pin

#### **REGISTER 17-3: CMOUT: COMPARATOR OUTPUT REGISTER**

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
_	_	_	_	_	_	MC2OUT	MC1OUT
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-2 Unimplemented: Read as '0'

bit 1 MC2OUT: Mirror Copy of C2OUT bit bit 0 MC1OUT: Mirror Copy of C1OUT bit

TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_		_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
CMxCON0	CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC	163
CMxCON1	CxNTP	CxINTN	CxPCH1	CxPCH0	_	_	CxNCH1	CxNCH0	164
CMOUT	-	-	_	-	_	_	MC2OUT	MC1OUT	164
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	DACNSS	154
DACCON1	-	1	1	DACR4	DACR3	DACR2	DACR1	DACR0	154
FVRCON	FVREN	FVRRDY	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	136
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
LATA	LATA7	LATA6	_	LATA4	LATA3	LATA2	LATA1	LATA0	120
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE <sup>(1)</sup>	91
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF <sup>(1)</sup>	95
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	119
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PIC16F/LF1827 only.

**NOTES:** 

#### 18.0 SR LATCH

The module consists of a single SR Latch with multiple Set and Reset inputs as well as separate latch outputs. The SR Latch module includes the following features:

- · Programmable input selection
- · SR Latch output is available externally
- Separate Q and Q outputs
- · Firmware Set and Reset

The SR Latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

# 18.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (SYNCC1OUT)
- · Comparator C2 output (SYNCC2OUT)
- · SRI pin
- · Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to Set or Reset the SR Latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR Latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 17.0 "Comparator Module" and Section 20.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR Latch.

An internal clock source is available that can periodically set or reset the SR Latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to Set or Reset the SR Latch, respectively.

Note:

Enabling both the Set and Reset inputs from any one source at the same time may result in indeterminate operation, as the Reset dominance cannot be assured.

### 18.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and  $\overline{Q}$  latch outputs. Both of the SR Latch outputs may be directly output to an I/O pin at the same time.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

#### 18.3 Effects of a Reset

Upon any device Reset, the SR Latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.




TABLE 18-1: SRCLK FREQUENCY TABLE

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

#### REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared S = Bit is set only

bit 7 SRLEN: SR Latch Enable bit

1 = SR Latch is enabled0 = SR Latch is disabled

bit 6-4 SRCLK<2:0>: SR Latch Clock Divider bits

000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock

100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock

111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock

bit 3 SRQEN: SR Latch Q Output Enable bit

If SRLEN = 1:

1 = Q is present on the SRQ pin0 = External Q output is disabled

If SRLEN = 0: SR Latch is disabled

bit 2 **SRNQEN:** SR Latch  $\overline{Q}$  Output Enable bit

If SRLEN = 1:

 $1 = \overline{Q}$  is present on the SRnQ pin  $0 = \text{External } \overline{Q}$  output is disabled

If SRLEN = 0:

SR Latch is disabled

bit 1 SRPS: Pulse Set Input of the SR Latch bit (1)

1 = Pulse set input for 1 Q-clock period

0 = No effect on set input.

bit 0 SRPR: Pulse Reset Input of the SR Latch bit (1)

1 = Pulse reset input for 1 Q-clock period

0 = No effect on reset input.

Note 1: Set only, always reads back '0'.

#### REGISTER 18-2: SRCON1: SR LATCH CONTROL 1 REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SRSPE   | SRSCKE  | SRSC2E  | SRSC1E  | SRRPE   | SRRCKE  | SRRC2E  | SRRC1E  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 SRSPE: SR Latch Peripheral Set Enable bit

1 = SR Latch is set when the SRI pin is high

0 = SRI pin has no effect on the set input of the SR Latch

bit 6 SRSCKE: SR Latch Set Clock Enable bit

1 = Set input of SR Latch is pulsed with SRCLK

0 = SRCLK has no effect on the set input of the SR Latch

bit 5 SRSC2E: SR Latch C2 Set Enable bit

1 = SR Latch is set when the C2 Comparator output is high

0 = C2 Comparator output has no effect on the set input of the SR Latch

bit 4 SRSC1E: SR Latch C1 Set Enable bit

1 = SR Latch is set when the C1 Comparator output is high

0 = C1 Comparator output has no effect on the set input of the SR Latch

bit 3 SRRPE: SR Latch Peripheral Reset Enable bit

1 = SR Latch is reset when the SRI pin is high

0 = SRI pin has no effect on the reset input of the SR Latch

bit 2 SRRCKE: SR Latch Reset Clock Enable bit

1 = Reset input of SR Latch is pulsed with SRCLK

0 = SRCLK has no effect on the reset input of the SR Latch

bit 1 SRRC2E: SR Latch C2 Reset Enable bit

1 = SR Latch is reset when the C2 Comparator output is high

0 = C2 Comparator output has no effect on the reset input of the SR Latch

bit 0 SRRC1E: SR Latch C1 Reset Enable bit

1 = SR Latch is reset when the C1 Comparator output is high

 $_{0}$  = C1 Comparator output has no effect on the reset input of the SR Latch

TABLE 18-2: SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA			_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	169
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	170
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the SR Latch module.

**NOTES:** 

#### 19.0 TIMERO MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- · Programmable internal or external clock source
- · Programmable external clock edge selection
- · Interrupt on overflow
- · TMR0 can be used to gate Timer1

Figure 19-1 is a block diagram of the Timer0 module.

## 19.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

#### 19.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

> The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

# 19.1.2 8-BIT COUNTER MODE


In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.

### FIGURE 19-1: BLOCK DIAGRAM OF THE TIMERO



# 19.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION register.

**Note:** The Watchdog Timer (WDT) uses its own independent prescaler.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

## 19.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

# 19.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 29.0 "Electrical Specifications"**.

#### 19.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

# REGISTER 19-1: OPTION\_REG: OPTION REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUEN   | INTEDG  | TMR0CS  | TMR0SE  | PSA     | PS2     | PS1     | PS0     |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown
'1' = Bit is set '0' = Bit is cleared

U = Unimplemented bit, read as '0'

-n/n = Value at POR and BOR/Value at all other Resets

bit 7 WPUEN: Weak Pull-up Enable bit 1 = All weak pull-ups are disabled (except  $\overline{MCLR}$ , if it is enabled) 0 = Weak pull-ups are enabled by individual WPUx latch values bit 6 **INTEDG:** Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TMR0CS: Timer0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (Fosc/4) bit 4 TMR0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is not assigned to the Timer0 module

0 = Prescaler is assigned to the Timer0 modulePS<2:0>: Prescaler Rate Select bits

111

bit 2-0

Bit Value Timer0 Rate 1:2 000 001 1:4 010 1:8 1:16 011 100 1:32 101 1:64 1:128 110

### TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMERO

1:256

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	_	_	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	318
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
TMR0	IR0 Timer0 Module Register							173*	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120

**Legend:** — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.

Page provides register information.

NOTES:

# 20.0 TIMER1 MODULE WITH GATE CONTROL


The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- · 3-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- · Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- · Special Event Trigger (with CCP/ECCP)
- · Selectable Gate Source Polarity

- · Gate Toggle Mode
- · Gate Single-pulse Mode
- · Gate Value Status
- · Gate Event Interrupt

Figure 20-1 is a block diagram of the Timer1 module.

## FIGURE 20-1: TIMER1 BLOCK DIAGRAM



### 20.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 20-1 displays the Timer1 enable selections.

TABLE 20-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

#### 20.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 20-2 displays the clock source selections.

#### 20.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

### 20.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

Note:

In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- · Timer1 enabled after POR
- · Write to TMR1H or TMR1L
- · Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

**TABLE 20-2: CLOCK SOURCE SELECTIONS** 

TMR1CS1	TMR1CS0	T10SCEN	Clock Source
0	1	х	System Clock (FOSC)
0	0	х	Instruction Clock (Fosc/4)
1	1	x	Capacitive Sensing Oscillator
1	0	0	External Clocking on T1CKI Pin
1	0	1	Osc.Circuit On T1OSI/T1OSO Pins

#### 20.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

#### 20.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T10SCEN should be set and a suitable delay observed prior to enabling Timer1.

# 20.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 20.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

# 20.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

#### 20.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 Gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 Gate can also be driven by multiple selectable sources.

#### 20.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 20-3 for timing details.

TABLE 20-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
$\uparrow$	0	0	Counts
<b>↑</b>	0	1	Holds Count
<b>↑</b>	1	0	Holds Count
<b>↑</b>	1	1	Counts

# 20.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 Gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

**TABLE 20-4: TIMER1 GATE SOURCES** 

T1GSS	Timer1 Gate Source	
00	Timer1 Gate Pin	
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)	
10	Comparator 1 Output SYNCC1OUT (optionally synchronized out)	
11	Comparator 2 Output SYNCC2OUT (optionally synchronized out)	

### 20.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 Gate Control. It can be used to supply an external source to the Timer1 Gate circuitry.

### 20.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 Gate circuitry.

## 20.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 Gate Control. The Comparator 1 output (SYNCC1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see **Section 17.4.1 "Comparator Output Synchronization**".

## 20.6.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1 Gate Control. The Comparator 2 output (SYNCC2OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see Section 17.4.1 "Comparator Output Synchronization".

#### 20.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 20-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:

Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

# 20.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software.

Clearing the T1GSPM bit of the T1GCON register will also clear the T1GGO/DONE bit. See Figure 20-5 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 Gate source to be measured. See Figure 20-6 for timing details.

#### 20.6.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GCON bit is valid even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

#### 20.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

### 20.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- · TMR1ON bit of the T1CON register
- · TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

**Note:** The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

### 20.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- · TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T10SCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

Timer1 oscillator will continue to operate in Sleep regardless of the  $\overline{\text{T1SYNC}}$  bit setting.

# 20.9 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 23.0 "Capture/Compare/PWM Modules (ECCP1, ECCP2, CCP3, CCP4)".

### 20.10 ECCP/CCP Special Event Trigger

When any of the CCP's are configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.


In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 15.2.5** "**Special Event Trigger**".

### FIGURE 20-2: TIMER1 INCREMENTING EDGE



Note 1: Arrows indicate counter increments.

2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.


TMR1GE


T1GPOL

T1GVAL


TIMER1 N N+1 N+2 N+3 N+4







© 2009 Microchip Technology Inc. Preliminary DS41391B-page 183



### 20.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 20-1, is used to control Timer1 and select the various features of the Timer1 module.

### REGISTER 20-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	_	TMR10N
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 TMR1CS<1:0>: Timer1 Clock Source Select bits

11 = Timer1 clock source is Capacitive Sensing Oscillator (CAPOSC)

10 = Timer1 clock source is pin or oscillator:

If T1OSCEN = 0:

External clock from T1CKI pin (on the rising edge)

If T1OSCEN = 1:

Crystal oscillator on T1OSI/T1OSO pins

01 = Timer1 clock source is system clock (Fosc)

00 = Timer1 clock source is instruction clock (Fosc/4)

bit 5-4 T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

bit 3 T10SCEN: LP Oscillator Enable Control bit

1 = Dedicated Timer1 oscillator circuit enabled

0 = Dedicated Timer1 oscillator circuit disabled

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

TMR1CS<1:0> = 1X

1 = Do not synchronize external clock input

0 = Synchronize external clock input with system clock (Fosc)

TMR1CS<1:0> = 0X

This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x.

bit 1 **Unimplemented:** Read as '0'

bit 0 TMR1ON: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

Clears Timer1 Gate flip-flop

### 20.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 20-2, is used to control Timer1 Gate.

### REGISTER 20-2: T1GCON: TIMER1 GATE CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is clearedHC = Bit is cleared by hardware

bit 7 TMR1GE: Timer1 Gate Enable bit

If TMR1ON = 0: This bit is ignored If TMR1ON = 1:

1 = Timer1 counting is controlled by the Timer1 gate function

0 = Timer1 counts regardless of Timer1 gate function

bit 6 T1GPOL: Timer1 Gate Polarity bit

1 = Timer1 gate is active-high (Timer1 counts when gate is high)0 = Timer1 gate is active-low (Timer1 counts when gate is low)

bit 5 T1GTM: Timer1 Gate Toggle Mode bit

1 = Timer1 Gate Toggle mode is enabled

0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared

Timer1 gate flip-flop toggles on every rising edge.

bit 4 T1GSPM: Timer1 Gate Single-Pulse Mode bit

1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate

0 = Timer1 gate Single-Pulse mode is disabled

bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit

1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge

0 = Timer1 gate single-pulse acquisition has completed or has not been started

This bit is automatically cleared when T1GSPM is cleared.

bit 2 T1GVAL: Timer1 Gate Current State bit

Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L.

Unaffected by Timer1 Gate Enable (TMR1GE).

bit 1-0 T1GSS<1:0>: Timer1 Gate Source Select bits

00 = Timer1 Gate pin

01 = Timer0 overflow output

10 = Comparator 1 optionally synchronized output (SYNCC1OUT)

11 = Comparator 2 optionally synchronized output (SYNCC2OUT)

TABLE 20-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	128
CCP1CON	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	126
TMR1H	Holding Re	gister for the	Most Signif	ficant Byte	of the 16-bit	TMR1 Regi	ster		181*
TMR1L	Holding Re	gister for the	Least Signi	ificant Byte	of the 16-bit	TMR1 Reg	ister		181*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	_	TMR10N	185
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	186

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

© 2009 Microchip Technology Inc. Preliminary DS41391B-page 187

<sup>\*</sup> Page provides register information.

NOTES:

### 21.0 TIMER2/4/6 MODULES

There are up to three identical Timer2-type modules available. To maintain pre-existing naming conventions, the Timers are called Timer2, Timer4 and Timer6 (also Timer2/4/6).


Note: The 'x' variable used in this section is used to designate Timer2, Timer4, or Timer6. For example, TxCON references T2CON, T4CON, or T6CON. PRx references PR2, PR4, or PR6.

The Timer2/4/6 modules incorporate the following features:

- 8-bit Timer and Period registers (TMRx and PRx, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match with PRx, respectively
- Optional use as the shift clock for the MSSPx modules (Timer2 only)

See Figure 21-1 for a block diagram of Timer2/4/6.

FIGURE 21-1: TIMER2/4/6 BLOCK DIAGRAM



© 2009 Microchip Technology Inc. Preliminary DS41391B-page 189

### 21.1 Timer2/4/6 Operation

The clock input to the Timer2/4/6 modules is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 21.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMRx register
- · a write to the TxCON register
- Power-on Reset (POR)
- · Brown-out Reset (BOR)
- MCLR Reset
- · Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- · Stack Underflow Reset
- RESET Instruction

**Note:** TMRx is not cleared when TxCON is written.

### 21.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIRx register. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE of the PIEx register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

### 21.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode. Additional information is provided in Section 24.0 "Master Synchronous Serial Port (MSSP1 and MSSP2) Module"

### 21.4 Timer2/4/6 Operation During Sleep

The Timerx timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

### REGISTER 21-1: TXCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTERS

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 Unimplemented: Read as '0'

bit 6-3 **TxOUTPS<3:0>:** Timerx Output Postscaler Select bits

0000 = 1:1 Postscaler 0001 = 1:2 Postscaler 0010 = 1:3 Postscaler 0011 = 1:4 Postscaler 0100 = 1:5 Postscaler 0101 = 1:6 Postscaler 0110 = 1:7 Postscaler 0111 = 1:8 Postscaler

1000 = 1:9 Postscaler 1001 = 1:10 Postscaler 1010 = 1:11 Postscaler 1011 = 1:12 Postscaler

1100 = 1:13 Postscaler 1101 = 1:14 Postscaler 1110 = 1:15 Postscaler

1111 = 1:16 Postscaler
TMRxON: Timerx On bit

1 = Timerx is on 0 = Timerx is off

bit 2

bit 1-0 TxCKPS<1:0>: Timer2-type Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4 10 = Prescaler is 16 11 = Prescaler is 64

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIE3 <sup>(1)</sup>	_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	92
PIR3 <sup>(1)</sup>	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	96
PR2	Timer2 Module Period Register							189*	
TMR2	Holding Reg	ister for the 8	-bit TMR2 Tim	ne Base					189*
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	191
PR4	Timer4 Mod	ule Period Re	gister						189*
TMR4	Holding Reg	ister for the 8	-bit TMR4 Tim	ne Base <sup>(1)</sup>					189*
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	191
PR6	Timer6 Module Period Register							189*	
TMR6	Holding Register for the 8-bit TMR6 Time Base <sup>(1)</sup>						189*		
T6CON	_	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	191

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for Timer2 module.

Note 1: PIC16F/LF1827 only.

<sup>\*</sup> Page provides register information.

### 22.0 DATA SIGNAL MODULATOR

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal.

Using this method, the DSM can generate the following types of Key Modulation schemes:


- · Frequency-Shift Keying (FSK)
- · Phase-Shift Keying (PSK)
- · On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- · Carrier Synchronization
- · Carrier Source Polarity Select
- · Carrier Source Pin Disable
- Programmable Modulator Data
- · Modulator Source Pin Disable
- · Modulated Output Polarity Select
- · Slew Rate Control

Figure 22-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.

FIGURE 22-1: SIMPLIFIED BLOCK DIAGRAM OF THE DATA SIGNAL MODULATOR



### 22.1 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON register. Clearing the MDEN bit in the MDCON register, disables the DSM module by automatically switching the carrier high and carrier low signals to the Vss signal source. The modulator signal source is also switched to the MDBIT in the MDCON register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the MDOUT pin. During the time that the output is disabled, the MDOUT pin will remain low. The modulated output can be disabled by clearing the MDOE bit in the MDCON register.

### 22.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- · CCP1 Signal
- · CCP2 Signal
- · CCP3 Signal
- CCP4 Signal
- MSSP1 SDO1 Signal (SPI Mode Only)
- MSSP2 SDO2 Signal (SPI Mode Only)
- · Comparator C1 Signal
- · Comparator C2 Signal
- · EUSART TX Signal
- · External Signal on MDMIN1 pin
- · MDBIT bit in the MDCON register

The modulator signal is selected by configuring the MDMS <3:0> bits in the MDSRC register.

### 22.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- · CCP1 Signal
- · CCP2 Signal
- · CCP3 Signal
- · CCP4 Signal
- · Reference Clock Module Signal
- · External Signal on MDCIN1 pin
- · External Signal on MDCIN2 pin
- Vs

The carrier high signal is selected by configuring the MDCH <3:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCL <3:0> bits in the MDCARL register.


### 22.4 Carrier Synchronization

During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.


Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal can be enabled by setting the MDCHSYNC bit in the MDCARH register. Synchronization for the carrier low signal can be enabled by setting the MDCLSYNC bit in the MDCARL register.

Figure 22-1 through Figure 22-5 show timing diagrams of using various synchronization methods.


### FIGURE 22-2: ON OFF KEYING (OOK) SYNCHRONIZATION




### **EXAMPLE 22-1:** NO SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 0)




### FIGURE 22-3: CARRIER HIGH SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 0)



© 2009 Microchip Technology Inc. Preliminary DS41391B-page 195





# 22.5 CARRIER SOURCE POLARITY SELECT

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCARH register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCARL register.

### 22.6 CARRIER SOURCE PIN DISABLE

Some peripherals assert control over their corresponding output pin when they are enabled. For example, when the CCP1 module is enabled, the output of CCP1 is connected to the CCP1 pin.

This default connection to a pin can be disabled by setting the MDCHODIS bit in the MDCARH register for the carrier high source and the MDCLODIS bit in the MDCARL register for the carrier low source.

# 22.7 PROGRAMMABLE MODULATOR DATA

The MDBIT of the MDCON register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

# 22.8 MODULATOR SOURCE PIN DISABLE

The modulator source default connection to a pin can be disabled by setting the MDMSODIS bit in the MDSRC register.

### 22.9 MODULATED OUTPUT POLARITY

The modulated output signal provided on the MDOUT pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON register.

### 22.10 SLEW RATE CONTROL

When modulated data streams of 20 MHz or greater are required, the slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the MDSLR bit in the MDCON register.

### 22.11 OPERATION IN SLEEP MODE

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep.

### 22.12 Effects of a Reset

Upon any device Reset, the data signal modulator module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

### REGISTER 22-1: MDCON: MODULATION CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	U-0	U-0	U-0	R/W-0/0
MDEN	MDOE	MDSLR	MDOPOL	MDOUT	_	_	MDBIT
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 **MDEN:** Modulator Module Enable bit 1 = Modulator module is enabled and mixing input signals 0 = Modulator module is disabled and has no output bit 6 MDOE: Modulator Module Pin Output Enable bit 1 = Modulator pin output enabled 0 = Modulator pin output disabled bit 5 MDSLR: MDOUT Pin Slew Rate Limiting bit 1 = MDOUT pin slew rate limiting enabled 0 = MDOUT pin slew rate limiting disabled bit 4 MDOPOL: Modulator Output Polarity Select bit 1 = Modulator output signal is inverted 0 = Modulator output signal is not inverted bit 3 **MDOUT:** Modulator Output bit Displays the current output value of the modulator module<sup>(2)</sup> bit 2-1 Unimplemented: Read as '0' MDBIT: Allows software to manually set modulation source input to module<sup>(1)</sup> bit 0

Note 1: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

**2:** The modulated output frequency can be greater and asynchronous from the clock that updates this register bit, the bit value may not be valid for higher speed modulator or carrier signals.

### REGISTER 22-2: MDSRC: MODULATION SOURCE CONTROL REGISTER

R/W-x/u	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
MDMSODIS	_	_	_	MDMS3	MDMS2	MDMS1	MDMS0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	MDMSQDIS: Modulation Source Output Dipable bit
DIL 1	MDMSODIS: Modulation Source Output Disable bit
	1 = Output signal driving the peripheral output pin (selected by MDMS<3:0>) is disabled
	0 = Output signal driving the peripheral output pin (selected by MDMS<3:0>) is enabled
bit 6-4	Unimplemented: Read as '0'
bit 3-0	MDMS<3:0> Modulation Source Selection bits
	1111 = Reserved. No channel connected.
	1110 = Reserved. No channel connected.
	1101 = Reserved. No channel connected.
	1100 = Reserved. No channel connected.
	1011 = Reserved. No channel connected.
	1010 = EUSART TX output
	1001 = MSSP2 SDOx output
	1000 = MSSP1 SDOx output
	0111 = Comparator2 output
	0110 = Comparator1 output
	0101 = CCP4 output (PWM Output mode only)
	0100 = CCP3 output (PWM Output mode only)
	0011 = CCP2 output (PWM Output mode only)
	0010 = CCP1 output (PWM Output mode only)
	0001 = MDMIN port pin
	0000 = MDBIT bit of MDCON register is modulation source

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

© 2009 Microchip Technology Inc. **Preliminary** DS41391B-page 199

### REGISTER 22-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
MDCHODIS	MDCHPOL	MDCHSYNC	_	MDCH3	MDCH2	MDCH1	MDCH0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

'1' = Bit is set	'0' = Bit is cleared
bit 7	MDCHODIS: Modulator High Carrier Output Disable bit
	1 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is disabled
	0 = Output signal driving the peripheral output pin (selected by MDCH<3:0>) is enabled
bit 6	MDCHPOL: Modulator High Carrier Polarity Select bit
	1 = Selected high carrier signal is inverted
	0 = Selected high carrier signal is not inverted
bit 5	MDCHSYNC: Modulator High Carrier Synchronization Enable bit
	1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the low time carrier
	0 = Modulator Output is not synchronized to the high time carrier signal <sup>(1)</sup>
bit 4	Unimplemented: Read as '0'
bit 3-0	MDCH<3:0> Modulator Data High Carrier Selection bits (1)
	1111 = Reserved. No channel connected.
	•
	•
	1000 = Reserved. No channel connected.
	0111 = CCP4 output (PWM Output mode only)
	0110 = CCP3 output (PWM Output mode only)
	0101 = CCP2 output (PWM Output mode only)
	0100 = CCP1 output (PWM Output mode only)
	0011 = Reference clock module signal
	0010 = MDCIN2 port pin
	0001 = MDCIN1 port pin 0000 = Vss
	0000 <b>V00</b>

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

### REGISTER 22-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3	MDCL2	MDCL1	MDCL0			
bit 7 bit 0										

Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared

bit 7 MDCLODIS: Modulator Low Carrier Output Disable bit

- 1 = Output signal driving the peripheral output pin (selected by MDCL<3:0> of the MDCARL register) is disabled
- 0 = Output signal driving the peripheral output pin (selected by MDCL<3:0> of the MDCARL register) is enabled
- bit 6 MDCLPOL: Modulator Low Carrier Polarity Select bit
  - 1 = Selected low carrier signal is inverted
  - 0 = Selected low carrier signal is not inverted
- bit 5 MDCLSYNC: Modulator Low Carrier Synchronization Enable bit
  - 1 = Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the high time carrier
  - 0 = Modulator Output is not synchronized to the low time carrier signal (1)
- bit 4 Unimplemented: Read as '0'
- MDCL<3:0> Modulator Data High Carrier Selection bits (1) bit 3-0
  - 1111 = Reserved. No channel connected.

1000 = Reserved. No channel connected.

0111 = CCP4 output (PWM Output mode only)

0110 = CCP3 output (PWM Output mode only)

0101 = CCP2 output (PWM Output mode only)

0100 = CCP1 output (PWM Output mode only)

0011 = Reference clock module signal

0010 = MDCIN2 port pin

0001 = MDCIN1 port pin

0000 = Vss

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

#### **TABLE 22-1:** SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC		MDCH3	MDCH2	MDCH1	MDCH0	200
MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_	MDCL3	MDCL2	MDCL1	MDCL0	201
MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT	_	-	MDBIT	198
MDSRC	MDMSODIS	_	_	_	MDMS3	MDMS2	MDMS1	MDMS0	199

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

NOTES:

# 23.0 CAPTURE/COMPARE/PWM MODULES (ECCP1, ECCP2, CCP3, CCP4)

This device family contains up to two Enhanced Capture/Compare/PWM (ECCP1, ECCP2) and up to two standard Capture/Compare/PWM modules (CCP3, CCP4). The CCP3 and CCP4 modules are identical in operation. The ECCP1 and ECCP2 modules may also be referred to as CCP1 and CCP2, as required.

© 2009 Microchip Technology Inc. Preliminary DS41391B-page 203

### 23.1 Capture/Compare/PWM

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate a Pulse-Width Modulated signal of varying frequency and duty cycle.

Table 23-1 shows the timer resources required by the CCP module.

# TABLE 23-1: REQUIRED TIMER RESOURCES

CCP Mode	Timer Resource		
Capture	Timer1		
Compare	Timer1		
PWM	Timer2 or 4 or 6		

### REGISTER 23-1: CCPXCON: CCPX CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PxM1 <sup>(1)</sup>	PxM0 <sup>(1)</sup>	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 PxM<1:0>: Enhanced PWM Output Configuration bits<sup>(1)</sup>

If CCPxM<3:2> = 00, 01, 10:

xx = PxA assigned as Capture/Compare input; PxB, PxC, PxD assigned as port pins

<u>If CCPxM<3:2> = 11:</u>

00 = Single output; PxA modulated; PxB, PxC, PxD assigned as port pins

01 = Full-Bridge output forward; P1D modulated; P1A active; P1B, P1C inactive

10 = Half-Bridge output; P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins

11 = Full-Bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive

bit 5-4 DCxB<1:0>: PWM Duty Cycle Least Significant bits

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

### REGISTER 23-1: CCPXCON: CCPX CONTROL REGISTER (CONTINUED)

# bit 3-0 CCPxM<3:0>: ECCPx Mode Select bits 0000 = Capture/Compare/PWM off (resets ECCPx module) 0001 = Reserved 0010 = Compare mode: toggle output on match 0011 = Reserved 0100 = Capture mode: every falling edge 0101 = Capture mode: every rising edge 0101 = Capture mode: every 4th rising edge 0111 = Capture mode: every 4th rising edge 0111 = Capture mode: every 16th rising edge 1000 = Compare mode: initialize ECCPx pin low; set output on compare match (set CCPxIF) 1001 = Compare mode: initialize ECCPx pin high; clear output on compare match (set CCPxIF) 1010 = Compare mode: initialize ECCPx pin therrupt only; ECCPx pin reverts to I/O state 1011 = Compare mode: Special Event Trigger CCP3/CCP4: 11xx = PWM mode ECCP1/ECCP2: 1100 = PWM mode: PxA, PxC active-high; PxB, PxD active-high 1101 = PWM mode: PxA, PxC active-high; PxB, PxD active-high 1101 = PWM mode: PxA, PxC active-low; PxB, PxD active-low 1110 = PWM mode: PxA, PxC active-low; PxB, PxD active-low

Note 1: Applies to ECCP modules only.

### 23.2 CCP Clock Selection

The PIC16F/LF1827 allows each individual CCP module to select the timer source that controls the CCP module. Each module has an independent selection.

As the PIC16F/LF1826/27 has only one 16-bit timer (Timer1), the Capture and Compare modes of the CCP modules always uses Timer1.

The PIC16F/LF1827 has three 8-bit timers with auto-reload (Timer2, Timer4 and Timer6), PWM mode on the CCP modules can use any of these timers. The PIC16F/LF1826 has one 8-bit timer (Timer2), which is used in PWM mode.

### REGISTER 23-2: CCPTMRS: CCP TIMERS CONTROL REGISTER<sup>(1)</sup>

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| C4TSEL1 | C4TSEL0 | C3TSEL1 | C3TSEL0 | C2TSEL1 | C2TSEL0 | C1TSEL1 | C1TSEL0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	C4TSEL<1:0>: CCP4 Timer Selection bits  00 = CCP4 is based off Timer 2 in PWM Mode  01 = CCP4 is based off Timer 4 in PWM Mode  10 = CCP4 is based off Timer 6 in PWM Mode  11 = Reserved
bit 5-4	C3TSEL<1:0>: CCP3 Timer Selection bits
	00 = CCP3 is based off Timer 2 in PWM Mode 01 = CCP3 is based off Timer 4 in PWM Mode 10 = CCP3 is based off Timer 6 in PWM Mode 11 = Reserved
bit 3-2	C2TSEL<1:0>: CCP2 Timer Selectionm bits
	00 = CCP2 is based off Timer 2 in PWM Mode 01 = CCP2 is based off Timer 4 in PWM Mode 10 = CCP2 is based off Timer 6 in PWM Mode 11 = Reserved
bit 1-0	C1TSEL<1:0>: CCP1 Timer Selection bits
	00 = CCP1 is based off Timer 2 in PWM Mode 01 = CCP1 is based off Timer 4 in PWM Mode 10 = CCP1 is based off Timer 6 in PWM Mode 11 = Reserved

Note 1: PIC16F/LF1827 only.

### 23.3 Capture Mode

In Capture mode, the CCPRxH, CCPRxL register pair captures the 16-bit value of the TMR1 register when an event occurs on pin CCPx. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value (see Figure 23-1).


### 23.3.1 CCPX PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

**Note:** If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

# FIGURE 23-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



### 23.3.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

### 23.3.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, Tlmer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

### 23.3.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler (see Example 23-1).

# EXAMPLE 23-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point
CLRF	CCP1CON NEW CAPT PS	;to CCP1CON ;Turn CCP module off ;Load the W req with
		;the new prescaler ;move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this ;value

### 23.3.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

If Timer1 is clocked by Fosc/4, then Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

If Timer1 is clocked by an external clock source, then Capture mode will operate as defined in **Section 23.1** "Capture/Compare/PWM".

TABLE 23-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
CCPxCON	PxM1 <sup>(1)</sup>	PxM0 <sup>(1)</sup>	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204	
CCPRxL	Capture/Compare/PWM Register x Low Byte (LSB)									
CCPRxH	Capture/Cor	mpare/PWM	Register x H	igh Byte (MS	iB)				207*	
CMxCON0	CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC	163	
CMxCON1	CxINTP	CxINTN	CxPCH1	CxPCH0	_	_	CxNCH1	CxNCH0	164	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90	
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE <sup>(2)</sup>	91	
PIE3 <sup>(2)</sup>	_	_	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	92	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94	
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF <sup>(2)</sup>	95	
PIR3 <sup>(2)</sup>	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	96	
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	_	TMR10N	185	
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS1	T1GSS0	186	
TMR1L	Holding Reg	gister for the I	Least Signific	cant Byte of t	he 16-bit TMR1 F	Register			181*	
TMR1H	Holding Reg	gister for the I	Most Signific	ant Byte of th	ne 16-bit TMR1 R	tegister			181*	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126	

**Legend:** — = Unimplemented locations, read as '0'. Shaded cells are not used by the Capture.

\* Page provides register information.

Note 1: Applies to ECCP modules only.

**2:** PIC16F/LF1827 only.

### 23.4 Compare Mode


In Compare mode, the 16-bit CCPRx register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCPx module may:

- · Toggle the CCPx output
- · Set the CCPx output
- · Clear the CCPx output
- · Generate a Special Event Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

# FIGURE 23-2: COMPARE MODE OPERATION BLOCK DIAGRAM



### 23.4.1 CCPX PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

### 23.4.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, Tlmer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

### 23.4.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCP1CON register).

### 23.4.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

· Resets Timer1

Note:

· Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode (see the CCPxCON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock.

The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This feature is only available on CCP4 for PIC16F/LF1827 and ECCP1 on PIC16F/LF1826. This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
  - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

### 23.4.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

**TABLE 23-3:** SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
CCPxCON	PxM1 <sup>(1)</sup>	PxM0 <sup>(1)</sup>	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204		
CCPRxL	Capture/Compare/PWM Register x Low Byte (LSB)										
CCPRxH	Capture/Co	mpare/PWM	Register x H	igh Byte (MS	В)				207*		
CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	163		
CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NCH1	C1NCH0	164		
CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	163		
CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	_	C2NCH1	C2NCH0	164		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	90		
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE <sup>(2)</sup>	91		
PIE3 <sup>(2)</sup>	_	_	CCP4IE	CCP3IE	TMR6IE		TMR4IE	_	92		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	94		
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	_	_	CCP2IF <sup>(2)</sup>	95		
PIR3 <sup>(2)</sup>	_	_	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	96		
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	_	TMR10N	185		
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS1	T1GSS0	186		
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register										
TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of th	ne 16-bit TMR1 R	tegister			181*		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120		
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126		

**Legend:** — = Unimplemented locations, read as '0'. Shaded cells are not used by the Compare.

\* Page provides register information.

Note 1: Applies to ECCP modules only.

2: PIC16F/LF1827 only.

### 23.5 PWM Mode

The PWM mode generates a Pulse-Width Modulated signal on the CCPx pin. The duty cycle, period and resolution are determined by the following registers:

- PRx
- TxCON
- CCPRxL
- CCPxCON

The ECCP modules have the following additional registers:

- ECCPxAS
- PSTRxCON
- PWMxCON

In Pulse-Width Modulation (PWM) mode, the CCPx module produces up to a 10-bit resolution PWM output on the CCPx pin. Since the CCPx pin is multiplexed with the PORT data latch, the TRIS for that pin must be cleared to enable the CCPx pin output driver.

**Note:** Clearing the CCPxCON register will relinquish CCPx control of the CCPx pin.


The CCPx module in PWM mode can have the PWM based off of either Timer2, Timer4 or Tlmer6. This is controlled by the CCPTMRS0 and CCPTMRS1 registers. Reference **Section 23.2** "CCP Clock **Selection**" for more information.

Figure 23-3 shows a simplified block diagram of PWM operation.

Figure 23-4 shows a typical waveform of the PWM signal.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 23.5.7** "**Setup for PWM Operation**".


# FIGURE 23-3: SIMPLIFIED PWM BLOCK DIAGRAM



- Note 1: The 8-bit timer TMR2 register is concatenated with the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base
  - 2: In PWM mode, CCPRxH is a read-only register.

The PWM output (Figure 23-4) has a time base (period) and a time that the output stays high (duty cycle).

### FIGURE 23-4: CCP PWM OUTPUT



### 23.5.1 PWM PERIOD

The PWM period is specified by the PRx register of Timerx. The PWM period can be calculated using the formula of Equation 23-1.

### **EQUATION 23-1: PWM PERIOD**

$$PWM \ Period = [(PRx) + 1] \bullet 4 \bullet TOSC \bullet$$

$$(TMRx \ Prescale \ Value)$$

Note 1: Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- · TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note: The Timerx postscaler (see Section 21.1 "Timer2/4/6 Operation") is not used in the determination of the PWM frequency.

### 23.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 23-2 is used to calculate the PWM pulse width.

Equation 23-3 is used to calculate the PWM duty cycle ratio.

### **EQUATION 23-2: PULSE WIDTH**

### **EQUATION 23-3: DUTY CYCLE RATIO**

Duty Cycle Ratio = 
$$\frac{(CCPRxL:CCPxCON<5:4>)}{4(PRx+1)}$$

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timerx prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 23-3).

### 23.5.3 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 23-4.

### **EQUATION 23-4: PWM RESOLUTION**

Resolution = 
$$\frac{log[4(PRx+1)]}{log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

### TABLE 23-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

### TABLE 23-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

### TABLE 23-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

© 2009 Microchip Technology Inc. Preliminary DS41391B-page 213

### 23.5.4 OPERATION IN SLEEP MODE

In Sleep mode, the TMRx register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMRx will continue from its previous state.

# 23.5.5 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

### 23.5.6 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

### 23.5.7 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Disable the PWM pin (CCPx) output driver(s) by setting the associated TRIS bit(s).
- 2. Load the PRx register with the PWM period value.
- 3. Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- Configure and start Timerx:
  - Clear the TMRxIF interrupt flag bit of the PIRx register. See Note below.
  - Configure the TxCKPS bits of the TxCON register with the Timerx prescale value.
  - Enable Timerx by setting the TMRxON bit of the T2CON register.
- 6. Enable PWM output pin:
  - Wait until Timerx overflows, TMRxIF bit of the PIR1 register is set. See Note below.
  - Enable the PWM pin (CCPx) output driver(s) by clearing the associated TRIS bit(s).

Note: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

### 23.6 PWM (Enhanced Mode)

The Enhanced PWM mode can generate a PWM signal on up to four different output pins with up to 10-bits of resolution. It can do this through four different PWM output modes:

- · Single PWM
- · Half-Bridge PWM
- · Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the P1M bits of the CCP1CON register must be set appropriately.

**Note:** The PWM Enhanced mode is available on the Enhanced Capture/Compare/PWM module (CCP1) only.


The PWM outputs are multiplexed with I/O pins and are designated P1A, P1B, P1C and P1D. The polarity of the PWM pins is configurable and is selected by setting the CCP1M bits in the CCP1CON register appropriately.

Table 23-7 shows the pin assignments for each Enhanced PWM mode.

Figure 23-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Note: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

### FIGURE 23-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE



- Note 1: The TRIS register value for each PWM output must be configured appropriately.
  - 2: Clearing the CCPxCON register will relinquish ECCP control of all PWM output pins.
  - 3: Any pin not used by an Enhanced PWM mode is available for alternate pin functions.


TABLE 23-7: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

ECCP Mode	PxM<1:0>	CCPx/P1A	P1B	P1C	P1D
Single	0.0	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes


Note 1: PWM Steering enables outputs in Single mode.

time base.

**FIGURE 23-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH** STATE)



Note Dead-band delay is programmed using the PWMxCON register (Section 23.6.6 "Programmable Dead-Band Delay



**FIGURE 23-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)** 

Dead-band delay is programmed using the PWMxCON register (Section 23.6.6 "Programmable Dead-Band Delay Note 1: Mode").

**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 217


#### 23.6.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 23-9). This mode can be used for Half-Bridge applications, as shown in Figure 23-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See Section 23.6.6 "Programmable Dead-Band Delay Mode" for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.


**FIGURE 23-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT** 



PRx register.

2: Output signals are shown as active-high.

**FIGURE 23-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS** 



# 23.6.2 FULL-BRIDGE MODE

In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 23-10.

In the Forward mode, pin CCPx/P1A is driven to its active state, pin P1D is modulated, while P1B and P1C will be driven to their inactive state as shown in Figure 23-11.

In the Reverse mode, P1C is driven to its active state, pin P1B is modulated, while P1A and P1D will be driven to their inactive state as shown Figure 23-11.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the P1A, P1B, P1C and P1D pins as outputs.

FIGURE 23-10: EXAMPLE OF FULL-BRIDGE APPLICATION






FIGURE 23-11: EXAMPLE OF FULL-BRIDGE PWM OUTPUT



## **Reverse Mode**



Note 1: At this time, the TMRx register is equal to the PRx register.

2: Output signal is shown as active-high.

# 23.6.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timerx cycles prior to the end of the current PWM period:

- The modulated outputs (P1B and P1D) are placed in their inactive state.
- The associated unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction
- PWM modulation resumes at the beginning of the next period.

See Figure 23-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 23-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output P1A and P1D become inactive, while output P1C becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices QC and QD (see Figure 23-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:

- Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.


Other options to prevent shoot-through current may





Note 1: The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.

2: When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle. The modulated P1B and P1D signals are inactive at this time. The length of this time is four Timerx counts.



### 23.6.3 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

Note:

When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enabled is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIRx register being set as the second PWM period begins.

# 23.6.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the CCPxAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- · Comparator Cx
- · Setting the CCPxASE bit in firmware

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the CCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see Section 23.6.5 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [P1A/P1C] and [P1B/P1D]. The state of each pin pair is determined by the PSSxAC and PSSxBD bits of the CCPxAS register. Each pin pair may be placed into one of three states:

- · Drive logic '1'
- · Drive logic '0'
- · Tri-state (high-impedance)

## REGISTER 23-3: CCPXAS: CCPX AUTO-SHUTDOWN CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CCPxASE | CCPxAS2 | CCPxAS1 | CCPxAS0 | PSSxAC1 | PSSxAC0 | PSSxBD1 | PSSxBD0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 CCPxASE: CCPx Auto-Shutdown Event Status bit

1 = A shutdown event has occurred; CCPx outputs are in shutdown state

0 = CCPx outputs are operating

bit 6-4 CCxPAS<2:0>: CCPx Auto-Shutdown Source Select bits

000 = Auto-shutdown is disabled

001 = Comparator C1 output low(1)

010 = Comparator C2 output low<sup>(1)</sup>

011 = Either Comparator C1 or C2 low<sup>(1)</sup>

100 = VIL on INT pin

101 = VIL on INT pin or Comparator C1 low(1)

110 = VIL on INT pin or Comparator C2 low<sup>(1)</sup>

111 = VIL on INT pin or Comparator C1 or Comparator C2 low<sup>(1)</sup>

bit 3-2 PSSxACx<1:0>: Pins P1A and P1C Shutdown State Control bits

00 = Drive pins P1A and P1C to '0'

01 = Drive pins P1A and P1C to '1'

1x = Pins P1A and P1C tri-state

bit 1-0 PSSxBDx<1:0>: Pins P1B and P1D Shutdown State Control bits

00 = Drive pins P1B and P1D to '0'

01 = Drive pins P1B and P1D to '1'

1x = Pins P1B and P1D tri-state

**Note 1:** If CxSYNC is enabled, the shutdown will be delayed by Timer1.

Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.

- 2: Writing to the CCPxASE bit is disabled while an auto-shutdown condition persists.
- 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.




FIGURE 23-14: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PXRSEN = 0)

#### 23.6.5 **AUTO-RESTART MODE**

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit in the PWMxCON register.

If auto-restart is enabled, the CCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCPxASE bit will be cleared via hardware and normal operation will resume.




FIGURE 23-15: PWM AUTO-SHUTDOWN WITH AUTO-RESTART (PXRSEN = 1)


**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 225

### PROGRAMMABLE DEAD-BAND 23.6.6 **DELAY MODE**

In half-bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 23-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 23-4) sets the delay period in terms of microcontroller instruction cycles (Tcy or 4 Tosc).


### FIGURE 23-16: **EXAMPLE OF HALF-BRIDGE PWM OUTPUT**



PRx register.

2: Output signals are shown as active-high.

#### **FIGURE 23-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS**



# REGISTER 23-4: PWMxCON: ENHANCED PWM CONTROL REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PxRSEN  | PxDC6   | PxDC5   | PxDC4   | PxDC3   | PxDC2   | PxDC1   | PxDC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 PxRSEN: PWM Restart Enable bit

1 = Upon auto-shutdown, the CCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically

0 = Upon auto-shutdown, CCPxASE must be cleared in software to restart the PWM

bit 6-0 PxDC<6:0>: PWM Delay Count bits

PxDCx = Number of Fosc/4 (4 \* Tosc) cycles between the scheduled time when a PWM signal **should** transition active and the **actual** time it transitions active

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

## 23.6.7 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.

Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Table 23-7.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the P1<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 23.6.4** "Enhanced PWM Auto-shutdown mode". An auto-shutdown event will only affect pins that have PWM outputs enabled.

# REGISTER 23-5: PSTRXCON: PWM STEERING CONTROL REGISTER<sup>(1)</sup>


U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1
_	_	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	STRxSYNC: Steering Sync bit
	<ul> <li>1 = Output steering update occurs on next PWM period</li> <li>0 = Output steering update occurs at the beginning of the instruction cycle boundary</li> </ul>
bit 3	STRxD: Steering Enable bit D
	1 = P1D pin has the PWM waveform with polarity control from CCPxM<1:0>
	0 = P1D pin is assigned to port pin
bit 2	STRxC: Steering Enable bit C
	1 = P1C pin has the PWM waveform with polarity control from CCPxM<1:0>
	0 = P1C pin is assigned to port pin
bit 1	STRxB: Steering Enable bit B
	1 = P1B pin has the PWM waveform with polarity control from CCPxM<1:0>
	0 = P1B pin is assigned to port pin
bit 0	STRxA: Steering Enable bit A
	1 = P1A pin has the PWM waveform with polarity control from CCPxM<1:0>
	0 = P1A pin is assigned to port pin

Note 1: The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.

FIGURE 23-18: SIMPLIFIED STEERING BLOCK DIAGRAM



- Note 1: Port outputs are configured as shown when the CCPxCON register bits PxM<1:0> = 00 and CCPxM<3:2> = 11.
  - **2:** Single PWM output requires setting at least one of the STRx bits.

# 23.6.7.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the P1<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 23-19 and 23-20 illustrate the timing diagrams of the PWM steering depending on the STRXSYNC setting.

FIGURE 23-19: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRXSYNC = 0)




FIGURE 23-20: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRXSYNC = 1)




TABLE 23-8: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM1 <sup>(1)</sup>	PxM0 <sup>(1)</sup>	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	204
CCPxAS	CCPxASE	CCPxAS2	CCPxAS1	CCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0	224
CCPTMRS	C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	206
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PRx	Timerx Perio	d Register							189*
PSTRxCON	_	_	_	STRxSYNC	STRxD	STRxC	STRxB	STRxA	228
PWMxCON	PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0	227
TxCON	_	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0	191
TMRx	Timerx Module Register							189*	
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

**Legend:** — = Unimplemented locations, read as '0'. Shaded cells are not used by the PWM.

Note 1: Applies to ECCP modules only.

Page provides register information.

**NOTES:** 

# 24.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP1 AND MSSP2) MODULE

# 24.1 Master SSPx (MSSPx) Module Overview

The Master Synchronous Serial Port (MSSPx) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSPx module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C™)

The SPI interface supports the following modes and features:

- · Master mode
- · Slave mode
- · Clock Parity
- · Slave Select Synchronization (Slave mode only)
- · Daisy chain connection of slave devices

Figure 24-1 is a block diagram of the SPI interface module.

FIGURE 24-1: MSSPX BLOCK DIAGRAM (SPI MODE)



The I<sup>2</sup>C interface supports the following modes and features:


- · Master mode
- · Slave mode
- · Byte NACKing (Slave mode)
- · Limited Multi-master support
- · 7-bit and 10-bit addressing
- · Start and Stop interrupts
- · Interrupt masking
- · Clock stretching
- · Bus collision detection
- · General call address matching
- · Address masking
- · Address Hold and Data Hold modes
- · Selectable SDAx hold times


Figure 24-2 is a block diagram of the I<sup>2</sup>C interface module in Master mode. Figure 24-3 is a diagram of the I<sup>2</sup>C interface module in Slave mode.

The PIC16F1827 has two MSSP modules, MSSP1 and MSSP2, each module operating independently from the other.

- Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSP1CON1 and SSP1CON2 registers control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.
  - 2: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.







### 24.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCKx)
- Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 24-1 shows the block diagram of the MSSPx module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 24-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 24-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on it's SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on it's SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from it's shift register. The slave device reads this bit from that same line and saves it into the LSb position of it's shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that at the same time, the slave device is sending out the MSb from it's shift register and the master device is reading this bit from that same line and saving it as the LSb of it's shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.

**SCLK** SCLK SPI Master **SDOx** SDIx SPI Slave **SDIx SDOx** #1 General I/O SSx General I/O General I/O **SCLK** SDIx SPI Slave #2 **SDOx** SSx SCLK **SDIx** SPI Slave **SDOx** SSx

FIGURE 24-4: SPI MASTER AND MULTIPLE SLAVE CONNECTION

## 24.2.1 SPI MODE REGISTERS

The MSSPx module has five registers for SPI mode operation. These are:

- MSSPx STATUS register (SSPxSTAT)
- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Control Register 3 (SSPxCON3)
- MSSPx Data Buffer register (SSPxBUF)
- MSSPx Address register (SSPxADD)
- MSSPx Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and STA-TUS registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI Master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in Section 24.7 "Baud Rate Generator".

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

### 24.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- · Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

To enable the serial port, SSPx Enable bit, SSPxEN of the SSPxCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPxEN bit, re-initialize the SSPxCONx registers and then set the SSPxEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:


- · SDIx must have corresponding TRIS bit set
- · SDOx must have corresponding TRIS bit cleared
- SCKx (Master mode) must have corresponding TRIS bit cleared
- SCKx (Slave mode) must have corresponding TRIS bit set
- SSx must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSPx consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any **SSPxBUF** write to the register during transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPxCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSPx interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

FIGURE 24-5: SPI MASTER/SLAVE CONNECTION



### 24.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 24-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set).


The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 24-6, Figure 24-8 and Figure 24-9, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- · Timer2 output/2
- Fosc/(4 \* (SSPxADD + 1))

Figure 24-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 24-6: SPI MODE WAVEFORM (MASTER MODE)



### 24.2.4 SPI SI AVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

### 24.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 24-7 shows the block diagram of a typical Daisy-Chain connection when operating in SPI Mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

# 24.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SSx}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SSx}$  pin control enabled (SSPxCON1<3:0> = 0100).


When the  $\overline{SSx}$  pin is low, transmission and reception are enabled and the SDOx pin is driven.

When the SSx pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


- Note 1: When the SPI is in Slave mode with SSx pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the SSx pin is set to VDD.
  - 2: When the SPI is used in Slave mode with CKE set; the user must enable SSx pin control.
  - **3:** While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPxEN bit.

**FIGURE 24-7: SPI DAISY-CHAIN CONNECTION** 




### **FIGURE 24-8: SLAVE SELECT SYNCHRONOUS WAVEFORM**




**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 241





# FIGURE 24-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



### 24.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSPx clock is much faster than the system clock.

In Slave mode, when MSSPx interrupts are enabled, after the master completes sending data, an MSSPx interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSPx interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSPx interrupt flag bit will be set and if enabled, will wake the device.

TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON0	RXDTSEL	SDO1SEL	SS1SEL	P2BSEL <sup>(1)</sup>	CCP2SEL <sup>(1)</sup>	P1DSEL	P1CSEL	CCP1SEL	118
ANSELA	1	-	1	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	_	128
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
SSPxBUF	xBUF Synchronous Serial Port Receive Buffer/Transmit Register								237*
SSPxCON1	WCOL	SSPxOV	SSPxEN	CKP	SSPxM3	SSPxM2	SSPxM1	SSPxM0	282
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	284
SSPxSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	281
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

Legend: Shaded cells are not used by the MSSPx in SPI mode.

\* Page provides register information.

Note 1: PIC16F/LF1827 only.

## 24.3 I<sup>2</sup>C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I<sup>2</sup>C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- · Serial Clock (SCLx)
- · Serial Data (SDAx)

Figure 24-11 shows the block diagram of the MSSPx module when operating in I<sup>2</sup>C mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 24-11 shows a typical connection between two processors configured as master and slave devices.

The I<sup>2</sup>C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode (master is transmitting data to a slave)
- Master Receive mode (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

# FIGURE 24-11: I<sup>2</sup>C™ MASTER/ SLAVE CONNECTION



The Acknowledge bit (ACK) is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bits is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last  $\overline{ACK}$  bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I<sup>2</sup>C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching give slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

## 24.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allow receivers that cannot keep up with a transmitter to control the flow of incoming data.

### 24.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with it's original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

## 24.4 I<sup>2</sup>C MODE OPERATION

All MSSPx I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the PIC<sup>®</sup> microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

### 24.4.1 BYTE FORMAT

All communication in  $I^2C$  is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

# 24.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of  $I^2C$  communication that have definitions specific to  $I^2C$ . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Phillips  $I^2C$  specification.

## 24.4.3 SDAX AND SCLX PINS

Selection of any  $I^2C$  mode with the SSPxEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

**Note:** Data is tied to output zero when an I<sup>2</sup>C mode is enabled.

### 24.4.4 SDAX HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 24-2: I<sup>2</sup>C™ BUS TERMS

TABLE 24-2:	I-C IM BUS IERMS
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is outputting and expected high state.

### 24.4.5 START CONDITION

The I<sup>2</sup>C specification defines a Start condition as a transition of SDAx from a high to a low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an active state. Figure 24-10 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the I<sup>2</sup>C specification that states no bus collision can occur on a Start.

## 24.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from low to high state while the SCLx line is high.

Note: At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

### 24.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the  $R/\overline{W}$  bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.

# 24.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

FIGURE 24-12: I<sup>2</sup>C<sup>™</sup> START AND STOP CONDITIONS





FIGURE 24-13: I<sup>2</sup>C™ RESTART CONDITION



### 24.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCLx pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge ( $\overline{ACK}$ ) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the  $\overline{ACK}$  value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an  $\overline{\mathsf{ACK}}$  response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an  $\overline{ACK}$  will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPxOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCLx on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus.

## 24.5 I<sup>2</sup>C SLAVE MODE OPERATION

The MSSPx Slave mode operates in one of four modes selected in the SSPxM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

### 24.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 24-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSPx Mask register (Register 24-5) affects the address matching process. See **Section 24.5.9** "SSPx Mask Register" for more information.

## 24.5.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

### 24.5.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all 8 bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

### 24.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF bit of the SSPxSTAT register is set, or bit SSPxOV bit of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 24-4.

An MSSPx interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 24.2.3 "SPI Master Mode"** for more detail.

### 24.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an I<sup>2</sup>C slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 24-13 and Figure 24-14 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I<sup>2</sup>C communication.

- Start bit detected.
- S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit clear is received.
- The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- Software reads received address from SSPx-BUF clearing the BF flag.
- If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- Software reads the received byte from SSPx-BUF clearing BF.
- Steps 8-12 are repeated for all received bytes from the master.
- Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

### 24.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to  $\overline{ACK}$  the receive address or data byte, rather than the hardware. This functionality adds support for PMBus<sup>TM</sup> that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for I<sup>2</sup>C communcation. Figure 24-15 displays a module using both address and data holding. Figure 24-16 includes the operation with the SEN bit of the SSPxCON2 register set.


- S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the 8th falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPxIF.


Note: SSPxIF is still set after the 9th falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set.

- 11. SSPxIF set and CKP cleared after 8th falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.









#### 24.5.3 SLAVE TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an  $\overline{ACK}$  pulse is sent by the slave on the ninth bit.

Following the  $\overline{ACK}$ , slave hardware clears the CKP bit and the SCLx pin is held low (see **Section 24.5.6** "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This  $\overline{ACK}$  value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the not  $\overline{ACK}$  is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDAx line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSPx interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.


#### 24.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

#### 24.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 24-17 can be used as a reference to this list.

- Master sends a Start condition on SDAx and SCLx.
- S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the slave setting SSPxIF bit.
- Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- Software reads the received address from SSPxBUF, clearing BF.
- R/W is set so CKP was automatically cleared after the ACK.
- The slave software loads the transmit data into SSPxBUF.
- CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
  - **Note 1:** If the master  $\overline{\mathsf{ACK}}$ s the clock will be stretched.
    - 2: ACKSTAT is the only bit updated on the rising edge of SCLx (9th) rather than the falling.
- Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not  $\overline{ACK}$ ; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



# 24.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPxCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPxIF interrupt is set


Figure 24-18 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.

- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPx-STAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCLx line the CKP bit is cleared and SSPxIF interrupt is generated.
- Slave software clears SSPxIF.
- Slave software reads ACKTIM bit of SSPxCON3 register, and R/W and D/A of the SSPxSTAT register to determine the source of the interrupt.
- Slave reads the address value from the SSPx-BUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPxCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCLx.
- 9. Master clocks in the ACK value from the slave.
- Slave hardware automatically clears the CKP bit and sets SSPxIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPxIF.
- 12. Slave loads value to transmit to the master into SSPxBUF setting the BF bit.

Note:  $\frac{\text{SSPxBUF}}{\text{ACK}}$  cannot be loaded until after the

- 13. Slave sets CKP bit releasing the clock.
- 14. Master clocks out the data from the slave and sends an  $\overline{ACK}$  value on the 9th SCLx pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPxCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not ACK the slave releases the bus allowing the master to send a Stop and end the communication.

**Note:** Master must send a not ACK on the last byte to ensure that the slave releases the SCLx line to receive a Stop.



# 24.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an I<sup>2</sup>C slave in 10-bit Addressing mode.

Figure 24-19 and is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I<sup>2</sup>C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- Software clears the SSPxIF bit.
- Software reads received address from SSPx-BUF clearing the BF flag.
- Slave loads low address into SSPxADD, releasing SCLx.
- Master sends matching low address byte to the slave; UA bit is set.

**Note:** Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.


Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.


- 10. Slave clears SSPxIF.
- Slave reads the received matching address from SSPxBUF clearing BF.
- Slave loads high address into SSPxADD.
- Master clocks a data <u>byte</u> to the slave and clocks out the slaves <u>ACK</u> on the 9th SCLx pulse; SSPxIF is set.
- If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- Slave reads the received byte from SSPxBUF clearing BF.
- If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


# 24.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 24-20 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 24-21 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







#### 24.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

#### 24.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on whether the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the 9th falling edge of SCLx.
  - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the 9th falling edge of SCLx. It is now always cleared for read requests.

#### 24.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

**Note:** Previous versions of the module did not stretch the clock if the second address byte did not match.

### 24.5.6.3 Byte NACKing


When AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCLx for a received matching address byte. When DHEN bit of SSPxCON3 is set; CKP is cleared after the 8th falling edge of SCLx for received data.

Stretching after the 8th falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

# 24.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I<sup>2</sup>C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I<sup>2</sup>C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 24-22).

## FIGURE 24-23: CLOCK SYNCHRONIZATION TIMING



#### 24.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the  $I^2C$  protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically  $\overline{ACK}$  the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the  $R/\overline{W}$  bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 24-23 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.





#### 24.5.9 SSPX MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 24-5) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0>
   only. The SSPx mask has no effect during the
   reception of the first (high) byte of the address.

# 24.6 I<sup>2</sup>C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPxM bits in the SSPxCON1 register and by setting the SSPxEN bit. In Master mode, the SCLx and SDAx lines are set as inputs and are manipulated by the MSSPx hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- · Acknowledge transmitted/received
- · Repeated Start generated
  - Note 1: The MSSPx module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
    - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

### 24.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See **Section 24.7** "Baud Rate Generator" for more detail.

#### 24.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 24-25).





#### 24.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not idle.

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.


# 24.6.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN bit of the SSPxCON2 register. If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPx-ADD<7:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit of the SSPxSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPxCON2 register will be automatically cleared

by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - **2:** The Philips I<sup>2</sup>C Specification states that a bus collision cannot occur on a Start.

FIGURE 24-26: FIRST START BIT TIMING




# 24.6.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the

SSPxCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDAx is sampled low when SCLx goes from low-to-high.
    - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.

FIGURE 24-27: REPEAT START CONDITION WAVEFORM



### 24.6.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted. SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high. When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 24-27).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

## 24.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

## 24.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

### 24.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK}=0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK}=1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

## 24.6.6.4 Typical Transmit Sequence:

- The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSPx module will wait the required start time before any other operation takes place.
- The user loads the SSPxBUF with the slave address to transmit.
- Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 7. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- The user loads the SSPxBUF with eight bits of data.
- Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPxCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



## 24.6.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

**Note:** The MSSPx module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSPx is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

### 24.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.

### 24.6.7.2 SSPxOV Status Flag


In receive operation, the SSPxOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

# 24.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### 24.6.7.4 Typical Receive Sequence:

- The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- Address is shifted out the SDAx pin until all 8 bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 6. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the Master clocks in a byte from the slave.
- After the 8th falling edge of SCLx, SSPxIF and BF are set
- Master clears SSPxIF and reads the received byte from SSPxUF, clears BF.
- Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- Masters ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not  $\overline{\mathsf{ACK}}$  or Stop to end communication.



# 24.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSPx module then goes into Idle mode (Figure 24-29).

### 24.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).


#### 24.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 24-30).


### 24.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 24-30: ACKNOWLEDGE SEQUENCE WAVEFORM



### FIGURE 24-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



#### 24.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSPx interrupt is enabled).

#### 24.6.11 EFFECTS OF A RESET

A Reset disables the MSSPx module and terminates the current transfer.

#### 24.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSPxSTAT register is set, or the bus is idle, with both the S and P bits clear. When the bus is busy, enabling the SSPx interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- · An Acknowledge Condition

## 24.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I<sup>2</sup>C port to its Idle state (Figure 24-31).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2$ C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $l^2C$  bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is idle and the S and P bits are cleared.

# FIGURE 24-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



# 24.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 24-32).
- SCLx is sampled low before SDAx is asserted low (Figure 24-33).

During a Start condition, both the SDAx and the SCLx pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCLxIF flag is set and
- the MSSPx module is reset to its Idle state (Figure 24-32).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 24-34). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

Note:

The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.

FIGURE 24-33: BUS COLLISION DURING START CONDITION (SDAx ONLY)




FIGURE 24-34: BUS COLLISION DURING START CONDITION (SCLx = 0)





FIGURE 24-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



# 24.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD and counts down to zero. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.

If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 24-35). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.

If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 24-36.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 24-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 24-37: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



# 24.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 24-37). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 24-38).

FIGURE 24-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)




FIGURE 24-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)




TABLE 24-3: REGISTERS ASSOCIATED WITH I<sup>2</sup>C™ OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIE2	OSFIE	C2IE	C1IE	EEIE	BCL1IE	_	_	CCP2IE <sup>(1)</sup>	91
PIE4 <sup>(1)</sup>	_	_	_	_	_	_	BCL2IE	SSP2IE	93
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
PIR2	OSFIF	C2IF	C1IF	EEIF	BCL1IF	_	_	CCP2IF <sup>(1)</sup>	95
PIR4 <sup>(1)</sup>	_	_				_	BCL2IF	SSP2IF	97
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
SSPxADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	285
SSPxBUF	MSSPx Rece	eive Buffer/Tra	ansmit Registe	er					237*
SSPxCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	282
SSPxCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	283
SSPxCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	284
SSPxMSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	285
SSPxSTAT	SMP	CKE	$D/\overline{A}$	Р	S	R/W	UA	BF	281

**Legend:** - = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in  $I^2C^{TM}$  mode.

\* Page provides register information.

Note 1: PIC16F/LF1827 only.

#### 24.7 BAUD RATE GENERATOR

The MSSPx module has a Baud Rate Generator available for clock generation in both  $I^2C$  and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 24-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 24-39 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSPx is being operated in.

Table 24-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

## **EQUATION 24-1:**

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

FIGURE 24-40: BAUD RATE GENERATOR BLOCK DIAGRAM



**Note:** Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I<sup>2</sup>C. This is an implementation limitation.

TABLE 24-4: MSSPX CLOCK RATE W/BRG

Fosc	FcY	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz <sup>(1)</sup>
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz <sup>(1)</sup>
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

- **Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.
  - 2: SPI mode only.

#### REGISTER 24-1: SSPXSTAT: SSPX STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0		
SMP	CKE	D/ <del>A</del>	Р	S	R/W	UA	BF		
bit 7	bit 7 bit 0								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 SMP: SPI Data Input Sample bit

SPI Master mode:

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

In I<sup>2</sup>C Master or Slave mode:

1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)

0 = Slew rate control enabled for high speed mode (400 kHz)

bit 6 CKE: SPI Clock Edge Select bit (SPI mode only)

In SPI Master or Slave mode:

1 = Transmit occurs on transition from active to Idle clock state

0 = Transmit occurs on transition from Idle to active clock state

In I<sup>2</sup>C mode only:

1 = Enable input logic so that thresholds are compliant with SM bus specification

0 = Disable SM bus specific inputs

bit 5 **D/A**: Data/Address bit (I<sup>2</sup>C mode only)

1 = Indicates that the last byte received or transmitted was data

 $_{
m 0}$  = Indicates that the last byte received or transmitted was address

bit 4 P: Stop bit

 $(l^2C\ mode\ only.\ This\ bit\ is\ cleared\ when\ the\ MSSPx\ module\ is\ disabled,\ SSPxEN\ is\ cleared.)$ 

1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)

0 = Stop bit was not detected last

bit 3 S: Start bit

(I<sup>2</sup>C mode only. This bit is cleared when the MSSPx module is disabled, SSPxEN is cleared.)

1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)

o = Start bit was not detected last

bit 2 **R/W**: Read/Write bit information (I<sup>2</sup>C mode only)

This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit, or not ACK bit.

In I<sup>2</sup>C Slave mode:

1 = Read

o = Write

In I<sup>2</sup>C Master mode:

1 = Transmit is in progress

0 = Transmit is not in progress

OR-ing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Idle mode.

bit 1 **UA:** Update Address bit (10-bit I<sup>2</sup>C mode only)

1 = Indicates that the user needs to update the address in the SSPxADD register

0 = Address does not need to be updated

bit 0 BF: Buffer Full Status bit

Receive (SPI and I<sup>2</sup>C modes):

1 = Receive complete, SSPxBUF is full

0 = Receive not complete, SSPxBUF is empty

Transmit (I2C mode only):

1 = Data transmit in progress (does not include the ACK and Stop bits), SSPxBUF is full

0 = Data transmit complete (does not include the ACK and Stop bits), SSPxBUF is empty

#### REGISTER 24-2: SSPXCON1: SSPX CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPxOV	SSPxEN	CKP	SSPxM3	SSPxM2	SSPxM1	SSPxM0
bit 7							bit 0

Legend: W = Writable bit R = Readable bit U = Unimplemented bit, read as '0' u = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Resets x = Bit is unknown'0' = Bit is cleared '1' = Bit is set HS = Bit is set by hardware C = User cleared

bit 7 WCOL: Write Collision Detect bit

Master mode:

A write to the SSPxBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started

No collision

Slave mode:

1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

SSPxOV: Receive Overflow Indicator bit(1) bit 6

In SPI mode:

A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register (must be cleared in software).

No overflow

In 12C mode:

1 = A byte is received while the SSPxBUF register is still holding the previous byte. SSPxOV is a "don't care" in Transmit mode

No overflow

bit 5 SSPxEN: Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output

 $\frac{\text{In SPI mode:}}{1 = \text{Enables serial port and configures SCKx, SDOx, SDIx and } \overline{\text{SSx}} \text{ as the source of the serial port pins}^{(2)}$ 

0 = Disables serial port and configures these pins as I/O port pins

In I<sup>2</sup>C mode:

Enables the serial port and configures the SDAx and SCLx pins as the source of the serial port pins (3)

0 = Disables serial port and configures these pins as I/O port pins

bit 4 CKP: Clock Polarity Select bit

In SPI mode:
1 = Idle state for clock is a high level 0 = Idle state for clock is a low level

In I<sup>2</sup>C Slave mode: SCLx release control 1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I<sup>2</sup>C Master mode: Unused in this mode

SSPxM<3:0>: Synchronous Serial Port Mode Select bits bit 3-0

0000 = SPI Master mode, clock = Fosc/4 0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = TMR2 output/2

0100 = SPI Slave mode, clock = SCKx pin,  $\overline{SSx}$  pin control enabled 0101 = SPI Slave mode, clock = SCKx pin,  $\overline{SSx}$  pin control disabled,  $\overline{SSx}$  can be used as I/O pin

 $0110 = I^2C$  Slave mode, 7-bit address

 $0111 = I^2C$  Slave mode, 10-bit address

1000 =  $I^2C$  Master mode, clock = Fosc /  $(4 * (SSPxADD+1))^{(4)}$ 

1001 = Reserved

1010 = SPI Master mode, clock = Fosc/(4 \* (SSPxADD+1))

 $1011 = I^2C$  firmware controlled Master mode (slave idle)

1100 = Reserved

1101 = Reserved

1110 = I<sup>2</sup>C Slave mode, 7-bit address with Start and Stop bit interrupts enabled

 $1111 = I^2C$  Slave mode, 10-bit address with Start and Stop bit interrupts enabled

Note 1: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.

When enabled, these pins must be properly configured as input or output.

3: When enabled, the SDAx and SCLx pins must be configured as inputs. SSPxADD values of 0, 1 or 2 are not supported for I<sup>2</sup>C Mode.

#### REGISTER 24-3: SSPXCON2: SSPX CONTROL REGISTER 2

R/W-0/0	R-0/0	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/S/HC-0/0	R/W/HC-0/0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Cleared by hardware S = User set

bit 7 **GCEN:** General Call Enable bit (in I<sup>2</sup>C Slave mode only)

1 = Enable interrupt when a general call address (0x00 or 00h) is received in the SSPxSR

0 = General call address disabled

bit 6 **ACKSTAT:** Acknowledge Status bit (in I<sup>2</sup>C mode only)

1 = Acknowledge was not received0 = Acknowledge was received

bit 5 **ACKDT:** Acknowledge Data bit (in I<sup>2</sup>C mode only)

In Receive mode:

Value transmitted when the user initiates an Acknowledge sequence at the end of a receive

1 = Not Acknowledge0 = Acknowledge

bit 4 ACKEN: Acknowledge Sequence Enable bit (in I<sup>2</sup>C Master mode only)

In Master Receive mode:

1 = Initiate Acknowledge sequence on SDAx and SCLx pins, and transmit ACKDT data bit. Automatically cleared by hardware.

0 = Acknowledge sequence idle

bit 3 RCEN: Receive Enable bit (in I<sup>2</sup>C Master mode only)

1 = Enables Receive mode for I<sup>2</sup>C

0 = Receive idle

bit 2 **PEN:** Stop Condition Enable bit (in I<sup>2</sup>C Master mode only)

SCKx Release Control:

1 = Initiate Stop condition on SDAx and SCLx pins. Automatically cleared by hardware.

0 = Stop condition Idle

bit 1 RSEN: Repeated Start Condition Enabled bit (in I<sup>2</sup>C Master mode only)

1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware.

0 = Repeated Start condition Idle

bit 0 **SEN:** Start Condition Enabled bit (in I<sup>2</sup>C Master mode only)

In Master mode:

1 = Initiate Start condition on SDAx and SCLx pins. Automatically cleared by hardware.

0 = Start condition Idle

In Slave mode:

1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)

0 = Clock stretching is disabled

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

#### REGISTER 24-4: SSPXCON3: SSPX CONTROL REGISTER 3

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN		
bit 7	bit 7 bit 0								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 **ACKTIM:** Acknowledge Time Status bit (I<sup>2</sup>C mode only)

 $_{1}$  = Indicates the I $^{2}$ C bus is in an Acknowledge sequence, set on 8 $^{TH}$  falling edge of SCLx clock

0 = Not an Acknowledge sequence, cleared on 9<sup>TH</sup> rising edge of SCLx clock

bit 6 **PCIE**: Stop Condition Interrupt Enable bit (I<sup>2</sup>C mode only)

1 = Enable interrupt on detection of Stop condition

0 = Stop detection interrupts are disabled<sup>(2)</sup>

bit 5 **SCIE**: Start Condition Interrupt Enable bit (I<sup>2</sup>C mode only)

1 = Enable interrupt on detection of Start or Restart conditions

0 = Start detection interrupts are disabled<sup>(2)</sup>

bit 4 **BOEN:** Buffer Overwrite Enable bit

In SPI Slave mode:(1)

1 = SSPxBUF updates every time that a new data byte is shifted in ignoring the BF bit

0 = If new byte is received with BF bit of the SSPxSTAT register already set, SSPxOV bit of the SSPxCON1 register is set, and the buffer is not updated

## In I<sup>2</sup>C Master mode:

This bit is ignored.

## In I<sup>2</sup>C Slave mode:

- 1 = SSPxBUF is updated and ACK is generated for a received address/data byte, ignoring the state of the SSPxOV bit only if the BF bit = 0.
- 0 = SSPxBUF is only updated when SSPxOV is clear
- bit 3 **SDAHT:** SDAx Hold Time Selection bit (I<sup>2</sup>C mode only)
  - 1 = Minimum of 300 ns hold time on SDAx after the falling edge of SCLx
  - 0 = Minimum of 100 ns hold time on SDAx after the falling edge of SCLx
- bit 2 SBCDE: Slave Mode Bus Collision Detect Enable bit (I<sup>2</sup>C Slave mode only)

If on the rising edge of SCLx, SDAx is sampled low when the module is outputting a high state, the BCLxIF bit of the PIR2 register is set, and bus goes idle

- 1 = Enable slave bus collision interrupts
- 0 = Slave bus collision interrupts are disabled
- bit 1 AHEN: Address Hold Enable bit (I<sup>2</sup>C Slave mode only)
  - 1 = Following the 8th falling edge of SCLx for a matching received address byte; CKP bit of the SSPxCON1 register will be cleared and the SCLx will be held low.
  - 0 = Address holding is disabled
- bit 0 **DHEN:** Data Hold Enable bit (I<sup>2</sup>C Slave mode only)
  - 1 = Following the 8th falling edge of SCLx for a received data byte; slave hardware clears the CKP bit of the SSPxCON1 register and SCLx is held low.
  - 0 = Data holding is disabled
- **Note 1:** For daisy-chained SPI operation; allows the user to ignore all but the last received byte. SSPxOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.
  - 2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.

#### REGISTER 24-5: SSPXMSK: SSPX MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	
bit 7 bit 0								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-1 **MSK<7:1>:** Mask bits

1 = The received address bit n is compared to SSPxADD<n> to detect I<sup>2</sup>C address match

0 =The received address bit n is not used to detect  $I^2C$  address match

bit 0 MSK<0>: Mask bit for I<sup>2</sup>C Slave mode, 10-bit Address

 $I^{2}C$  Slave mode, 10-bit address (SSPxM<3:0> = 0111 or 1111):

1 = The received address bit 0 is compared to SSPxADD<0> to detect I<sup>2</sup>C address match

0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match

I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

# REGISTER 24-6: SSPXADD: MSSPX ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ADD7    | ADD6    | ADD5    | ADD4    | ADD3    | ADD2    | ADD1    | ADD0    |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

#### Master mode:

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits

SCLx pin clock period = ((ADD<7:0> + 1) \*4)/Fosc

## <u>10-Bit Slave mode — Most Significant Address byte:</u>

bit 7-3 Not used: Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pat-

tern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are

compared by hardware and are not affected by the value in this register.

bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address

bit 0 **Not used:** Unused in this mode. Bit state is a "don't care".

# <u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

### 7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address

bit 0 **Not used:** Unused in this mode. Bit state is a "don't care".

**NOTES:** 

## 25.0 ENHANCED UNIVERSAL **SYNCHRONOUS ASYNCHRONOUS RECEIVER** TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode useful communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- Full-duplex asynchronous transmit and receive
- · Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- · Received character framing error detection
- · Half-duplex synchronous master
- · Half-duplex synchronous slave
- · Programmable clock polarity in synchronous modes
- · Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:


- · Automatic detection and calibration of the baud rate
- · Wake-up on Break reception
- · 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 25-1 and Figure 25-2.

**FIGURE 25-1: EUSART TRANSMIT BLOCK DIAGRAM** 



**Preliminary** © 2009 Microchip Technology Inc. DS41391B-page 287



**FIGURE 25-2: EUSART RECEIVE BLOCK DIAGRAM** 

The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- · Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 25-1, Register 25-2 and Register 25-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

### 25.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VoH mark state which represents a '1' data bit, and a Vol space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 25-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

## 25.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 25-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

### 25.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output.

Note 1: The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

### 25.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one Tcy immediately following the Stop bit transmission. The transmission of the Start bit, data bits and Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

### 25.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

#### 25.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

### 25.1.1.5 Transmitting 9-Bit Characters


The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set the EUSART will shift 9 bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the 8 Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 25.1.2.7 "Address Detection"** for more information on the address mode.

### 25.1.1.6 Asynchronous Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the 8
   Least Significant data bits are an address when the receiver is set for address detection.
- Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- Load 8-bit data into the TXREG register. This will start the transmission.

### FIGURE 25-3: ASYNCHRONOUS TRANSMISSION



### FIGURE 25-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)




TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	298	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
SPBRGL	Baud Rate	Generator	Data Regis	ter Low					299*	
SPBRGH	Baud Rate	Generator	Data Regis	ter High					299*	
TXREG	EUSART T	EUSART Transmit Data Register								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296	

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for Asynchronous Transmission.

<sup>\*</sup> Page provides register information.

## 25.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 25-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

### 25.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the RX/DT I/O pin as an input.

Note: When the SPEN bit is set the TX/CK I/O pin is automatically configured as an output, regardless of the state of the corresponding TRIS bit and whether or not the EUSART transmitter is enabled. The PORT latch is disconnected from the output driver so it is not possible to use the

TX/CK pin as a general purpose output.

### 25.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 25.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note: If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See Section 25.1.2.5 "Receive Overrun Error" for more information on overrun errors.

### 25.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- · RCIE interrupt enable bit of the PIE1 register
- PEIE peripheral interrupt enable bit of the INTCON register
- GIE global interrupt enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

### 25.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

**Note:** If all receive characters in the receive FIFO have framing errors, repeated reads of the RCREG will not clear the FERR bit.

### 25.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

### 25.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9 bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

### 25.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

### 25.1.2.8 Asynchronous Reception Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register.
- If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

### 25.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. Enable 9-bit reception by setting the RX9 bit.
- Enable address detection by setting the ADDEN bit.
- 6. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- Read the RCSTA register to get the error flags.
   The ninth data bit will always be set.
- Get the received 8 Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

### FIGURE 25-5: ASYNCHRONOUS RECEPTION




TABLE 25-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
RCREG	EUSART R	Receive Dat	a Register						292*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297
SPBRGL	Baud Rate	Generator	Data Regist	ter Low					299*
SPBRGH	Baud Rate	Generator	Data Regist	ter High					299*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for Asynchronous Reception.

<sup>\*</sup> Page provides register information.

### 25.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution

changes to the system clock source. See Section 5.2.2 "Internal Clock Sources" for more information

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 25.3.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

### REGISTER 25-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 **TX9:** 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

0 = Selects 8-bit transmission

bit 5 **TXEN:** Transmit Enable bit<sup>(1)</sup>

1 = Transmit enabled

0 = Transmit disabled

bit 4 SYNC: EUSART Mode Select bit

1 = Synchronous mode0 = Asynchronous mode

bit 3 SENDB: Send Break Character bit

Asynchronous mode:

1 = Send Sync Break on next transmission (cleared by hardware upon completion)

0 = Sync Break transmission completed

Synchronous mode:

Don't care

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

0 = Low speed

Synchronous mode:

Unused in this mode

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty 0 = TSR full

bit 0 **TX9D:** Ninth bit of Transmit Data

Can be address/data bit or a parity bit.

Note 1: SREN/CREN overrides TXEN in Sync mode.

### REGISTER 25-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER<sup>(1)</sup>

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled (held in Reset)

bit 6 **RX9:** 9-bit Receive Enable bit

1 = Selects 9-bit reception0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care

<u>Synchronous mode – Master:</u>

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave

Don't care

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables receiver

0 = Disables receiver

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 8-bit (RX9 = 0):

Don't care

bit 2 **FERR:** Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR:** Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 **RX9D:** Ninth bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.

### REGISTER 25-3: BAUDCON: BAUD RATE CONTROL REGISTER

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7 ABDOVF: Auto-Baud Detect Overflow bit

Asynchronous mode:

1 = Auto-baud timer overflowed0 = Auto-baud timer did not overflow

Synchronous mode:

Don't care

bit 6 RCIDL: Receive Idle Flag bit

<u>Asynchronous mode</u>: 1 = Receiver is idle

0 = Start bit has been received and the receiver is receiving

Synchronous mode:

Don't care

bit 5 **Unimplemented:** Read as '0'

bit 4 SCKP: Synchronous Clock Polarity Select bit

Asynchronous mode:

1 = Transmit inverted data to the RB7/TX/CK pin 0 = Transmit non-inverted data to the RB7/TX/CK pin

Synchronous mode:

1 = Data is clocked on rising edge of the clock0 = Data is clocked on falling edge of the clock

bit 3 BRG16: 16-bit Baud Rate Generator bit

1 = 16-bit Baud Rate Generator is used0 = 8-bit Baud Rate Generator is used

bit 2 **Unimplemented:** Read as '0' bit 1 **WUE:** Wake-up Enable bit

Asynchronous mode:

1 = Receiver is waiting for a falling edge. No character will be received, byte RCIF will be set. WUE will automatically clear after RCIF is set.

0 = Receiver is operating normally

Synchronous mode:

Don't care

bit 0 ABDEN: Auto-Baud Detect Enable bit

Asynchronous mode:

1 = Auto-Baud Detect mode is enabled (clears when auto-baud is complete)

0 = Auto-Baud Detect mode is disabled

Synchronous mode:

Don't care

## 25.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 25-3 contains the formulas for determining the baud rate. Example 25-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 25-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is idle before changing the system clock.

## EXAMPLE 25-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = 
$$\frac{FOSC}{64([SPBRGH:SPBRGL] + 1)}$$

Solving for SPBRGH:SPBRGL:

$$X = \frac{Fosc}{\frac{Desired Baud Rate}{64}} - 1$$

$$= \frac{\frac{16000000}{9600}}{\frac{9600}{64}} - 1$$

$$= [25.042] = 25$$

$$Calculated Baud Rate = \frac{16000000}{64(25+1)}$$

$$= 9615$$

$$Error = \frac{Calc. Baud Rate - Desired Baud Rate}{Desired Baud Rate}$$

$$= \frac{(9615 - 9600)}{9600} = 0.16\%$$

TABLE 25-3: BAUD RATE FORMULAS

(	Configuration Bi	ts	DD 0/FU0ADT Made	Baud Rate Formula			
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula			
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]			
0	0	1	8-bit/Asynchronous	F(I40 (4))			
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]			
0	1	1	16-bit/Asynchronous				
1	0	x	8-bit/Synchronous	Fosc/[4 (n+1)]			
1	1 1 x		16-bit/Synchronous	]			

**Legend:** x = Don't care, n = value of SPBRGH, SPBRGL register pair

TABLE 25-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	298	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
SPBRGL	Baud Rate	Generator	Data Regis	ter Low					299*	
SPBRGH	Baud Rate	Baud Rate Generator Data Register High								
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296	

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for the Baud Rate Generator.

<sup>\*</sup> Page provides register information.

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	= 0, BRGH	l = 0, BRC	<b>316 =</b> 0				
BAUD	Fosc	= 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_	_	_	-	_	_	_	_	_
1200	_	_	_	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	_	_	_	57.60k	0.00	7	57.60k	0.00	2
115.2k	_	_	_	_	_	_		_	_	_	_	_

					SYNC	= 0, BRGH	I = 0, BRG	<b>616 =</b> 0					
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fos	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51	
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12	
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	_	_	_	
9600	9615	0.16	12	_	_	_	9600	0.00	5	_	_	_	
10417	10417	0.00	11	10417	0.00	5	_	_	_	_	_	_	
19.2k	_	_	_	_	_	_	19.20k	0.00	2	_	_	_	
57.6k	_	_	_	_	_	_	57.60k	0.00	0	_	_	_	
115.2k	_	_	_	_	_	_	_	_	_	_	_	_	

					SYNC	C = 0, BRGH	l = 1, BRG	<b>316</b> = 0				
BAUD	Fosc	= 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_	_	_	_	_	_	_	_	_
1200	_	_	_	_	_	_	_	_	_	_	_	_
2400	_	_	_	_	_	_	_	_	_	_	_	_
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	C = 0, BRGH	l = 1, BRO	<b>316 =</b> 0				
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_	_	_		_	_	300	0.16	207
1200	_	_	_	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_
57.6k	55556	-3.55	8	_	_	_	57.60k	0.00	3	_	_	_
115.2k	_	_	_	_	_	_	115.2k	0.00	1	-	_	_

		SYNC = 0, BRGH = 0, BRG16 = 1													
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz					
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303			
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575			
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287			
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71			
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65			
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35			
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11			
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5			

					SYNC	C = 0, BRGH	I = 0, BRG	616 = 1				
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_
57.6k	55556	-3.55	8	_	_	_	57.60k	0.00	3	_	_	_
115.2k	_	_	_	_	_	_	115.2k	0.00	1	_	_	_

TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	6 = 1 or SYNC = 1, BRG16 = 1						
BAUD	Fosc	= 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215	
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303	
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151	
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287	
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264	
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143	
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47	
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23	

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	/NC = 1,	BRG16 = 1			
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual % value		SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	80.0	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	_	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	_	_	_

### 25.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 25-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 25-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register, the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 25-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH

and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.


- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 25.3.3 "Auto-Wake-up on Break").
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

TABLE 25-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

FIGURE 25-6: AUTOMATIC BAUD RATE CALIBRATION



### 25.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

### 25.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 25-7), and asynchronously if the device is in Sleep mode (Figure 25-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

### 25.3.3.1 Special Considerations

### **Break Character**

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all 'o's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

### Oscillator Start-up Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

### **WUE Bit**


The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

#### **AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION FIGURE 25-7:**



#### **FIGURE 25-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP**



2: The EUSART remains in Idle while the WUE bit is set.

### 25.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all 'o's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 25-9 for the timing of the Break character sequence.

### 25.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

#### 25.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate


A Break character has been received when;

- · RCIF bit is set
- · FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 25.3.3** "Auto-Wake-up on **Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.





### 25.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

### 25.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

### 25.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

### 25.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

### 25.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

## 25.4.1.4 Synchronous Master Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.3 "EUSART Baud Rate Generator (BRG)").
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- Start transmission by loading data to the TXREG register.

FIGURE 25-10: SYNCHRONOUS TRANSMISSION




FIGURE 25-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)




TABLE 25-7: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	298	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297	
SPBRGL	Baud Rate C	Senerator Da	ta Register L	.ow					299*	
SPBRGH	Baud Rate C	Baud Rate Generator Data Register High								
TXREG	EUSART Transmit Data Register									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296	

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Transmission.

Page provides register information.

### 25.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

### 25.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

### 25.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

### 25.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the 8 Least Significant bits from the RCREG.

## 25.4.1.9 Synchronous Master Reception Set-up:

- Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- If 9-bit reception is desired, set bit RX9.
- Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 7. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.






TABLE 25-8: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
RCREG	EUSART R	Receive Dat	a Register						292*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297
SPBRGL	Baud Rate	Generator	Data Regist	ter Low					299*
SPBRGH	Baud Rate Generator Data Register High								
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

<sup>\*</sup> Page provides register information.

### 25.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

### 25.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see **Section 25.4.1.3** "**Synchronous Master Transmission**"), except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

## 25.4.2.2 Synchronous Slave Transmission Set-up:

- Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- If 9-bit transmission is desired, set the TX9 bit.
- 5. Enable transmission by setting the TXEN bit.
- 6. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- Start transmission by writing the Least Significant 8 bits to the TXREG register.

TABLE 25-9: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	298		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297		
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126		
TXREG	EUSART Transmit Data Register										
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296		

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission.

Page provides register information.

## 25.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 25.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never idle
- · SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

## 25.4.2.4 Synchronous Slave Reception Set-up:

- Set the SYNC and SPEN bits and clear the CSRC bit.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 6. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 7. Retrieve the 8 Least Significant bits from the receive FIFO by reading the RCREG register.
- If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

TABLE 25-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	298
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
RCREG	EUSART R	Receive Dat	a Register						292*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	297
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	296

**Legend:** — = unimplemented read as '0'. Shaded cells are not used for synchronous slave reception.

<sup>\*</sup> Page provides register information.

### 25.5 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

## 25.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for synchronous slave reception (see Section 25.4.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE global interrupt enable bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

## 25.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for synchronous slave transmission (see Section 25.4.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.


Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

## 26.0 CAPACITIVE SENSING MODULE

The capacitive sensing module allows for an interaction with an end user without a mechanical interface. In a typical application, the capacitive sensing module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the capacitive sensing module. The capacitive sensing module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- · Multiple timer resources
- · Software control
- · Operation during Sleep

### FIGURE 26-1: CAPACITIVE SENSING BLOCK DIAGRAM



### 26.1 Analog MUX

The capacitive sensing module can monitor up to 12 inputs. The capacitive sensing inputs are defined as CPS<11:0>. To determine if a frequency change has occurred the user must:

- Select the appropriate CPS pin by setting the CPSCH<3:0> bits of the CPSCON1 register
- · Set the corresponding ANSEL bit
- · Set the corresponding TRIS bit
- · Run the software algorithm

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

### 26.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSOUT bit of the CPSCON0 register shows the status of the capacitive sensing oscillator, whether it is a sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either Timer0 or Timer1. The oscillator has three different current settings as defined by CPSRNG<1:0> of the CPSCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base
- Maximize the count differential in the timer during a change in frequency

### 26.3 Timer resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

### 26.4 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

**Note:** The fixed time base can not be generated by the timer resource that the capacitive sensing oscillator is clocking.

### 26.4.1 TIMER0

To select Timer0 as the timer resource for the capacitive sensing module:

- · Set the T0XCS bit of the CPSCON0 register
- · Clear the TMR0CS bit of the OPTION register

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 19.0 "Timer0 Module"** for additional information.

### 26.4.2 TIMER1

To select Timer1 as the timer resource for the capacitive sensing module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the capacitive sensing module. Refer to **Section 20.6.3 "Timer1 Gate Toggle Mode"** for additional information.

**TABLE 26-1: TIMER1 ENABLE FUNCTION** 

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

### 26.5 Software Control

The software portion of the capacitive sensing module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1
- Establishing the nominal frequency for the capacitive sensing oscillator
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load
- · Set the frequency threshold

## 26.5.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin
- At the start of the fixed time base, clear the timer resource
- At the end of the fixed time base save the value in the timer resource

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

## 26.5.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin
- Use the same fixed time base as the nominal frequency measurement
- At the start of the fixed time base, clear the timer resource
- At the end of the fixed time base save the value in the timer resource

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

### 26.5.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "Software Handling for Capacitive Sensing" (DS01103) for more detailed information on the software required for capacitive sensing module.

Note:

For more information on general capacitive sensing refer to Application Notes:

- AN1101, "Introduction to Capacitive Sensing" (DS01101)
- AN1102, "Layout and Physical Design Guidelines for Capacitive Sensing" (DS01102)

### 26.6 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

### REGISTER 26-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSON	_	_	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS
bit 7							bit 0

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all other Resets'1' = Bit is set'0' = Bit is cleared

bit 7 CPSON: Capacitive Sensing Module Enable bit

1 = Capacitive sensing module is enabled

0 = Capacitive sensing module is disabled

bit 6-4 Unimplemented: Read as '0'

bit 3-2 CPSRNG<1:0>: Capacitive Sensing Oscillator Range bits

00 = Oscillator is off

01 = Oscillator is in low range. Charge/discharge current is nominally 0.1 μA.

10 = Oscillator is in medium range. Charge/discharge current is nominally 1.2  $\mu$ A.

11 = Oscillator is in high range. Charge/discharge current is nominally 18  $\mu$ A.

bit 1 CPSOUT: Capacitive Sensing Oscillator Status bit

1 = Oscillator is sourcing current (Current flowing out the pin)
 0 = Oscillator is sinking current (Current flowing into the pin)

T0XCS: Timer0 External Clock Source Select bit

If TMR0CS = 1

bit 0

The T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0:

1 = Timer0 clock source is the capacitive sensing oscillator

0 = Timer0 clock source is the T0CKI pin

If TMR0CS = 0

Timer0 clock source is controlled by the core/Timer0 module and is Fosc/4

### REGISTER 26-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	_	_	CPSCH3	CPSCH2	CPSCH1	CPSCH0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set '0' = Bit is cleared

bit 7-4 Unimplemented: Read as '0'

bit 3-0 CPSCH<3:0>: Capacitive Sensing Channel Select bits

If CPSON = 0:

These bits are ignored. No channel is selected.

If CPSON = 1:

0000 = channel 0, (CPS0)

0001 = channel 1, (CPS1)

0010 = channel 2, (CPS2)

0011 = channel 3, (CPS3)

0100 = channel 4, (CPS4)

0101 = channel 5, (CPS5)

0110 = channel 6, (CPS6)

0111 = channel 7, (CPS7) 1000 = channel 8, (CPS8)

1001 = channel 9, (CPS9)

1010 = channel 10, (CPS10)

1011 = channel 11, (CPS11)

1100 = Reserved. Do not use.

1101 = Reserved. Do not use.

1110 = Reserved. Do not use. 1111 = Reserved. Do not use.

## TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	122
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	-	128
CPSCON0	CPSON	_	-	1	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	318
CPSCON1		_	_	-	CPSCH3	CPSCH2	CPSCH1	CPSCH0	319
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	89
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	175
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	90
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	94
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	_	TMR10N	185
TxCON	_	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0	191
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	120
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	126

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the capacitive sensing module.

**NOTES:** 

# 27.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

In-Circuit Serial Programming™ allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP™ programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the Program Memory, User IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP™ refer to the "PIC16F/LF1826/27 Memory Programming Specification" (DS41390)

### 27.1 High-voltage Programming Mode

The device is placed into high-voltage Program/Verify mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

Note: The ICD 2 produces a VPP voltage greater than the maximum VPP specification of the PIC16F/LF1826/27. When using this programmer, an external circuit is required to keep the VPP voltage within the device

### 27.2 Low-Voltage Programming Mode

specifications.


The Low-Voltage Programming mode allows the PIC16F/LF1826/27 devices to be programmed using VDD only, without high voltage. When the LVP bit of the Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage ICSP Program/Verify modes requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete,  $\overline{\text{MCLR}}$  must be held at V<sub>IL</sub> for as long as Program/Verify mode is to be maintained.





**NOTES:** 

### 28.0 INSTRUCTION SET SUMMARY

Each PIC16 instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 28-3 lists the instructions recognized by the MPASM  $^{\text{TM}}$  assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

### 28.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

TABLE 28-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1).  The assembler will generate code with x = 0.  It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

## TABLE 28-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

## FIGURE 28-1: GENERAL FORMAT FOR INSTRUCTIONS

13 OPCODE	8	7 d	6		f (FILE	#)
d = 0 for d d = 1 for d f = 7-bit file	estinat	ion f		ss	· · · · · · · · · · · · · · · · · · ·	<u> </u>
Bit-oriented file	regis	-	era 7	_	ns	C
OPCOD		b (BI		- i	f (FILE	
b = 3-bit b f = 7-bit file			dres	ss		
iteral and con	trol op	eratio	ons	i		
General						
13 OPCOD	F	8	7		k (litera	(
					K (IIICIO	··· <i>)</i>
k = 8-bit in	nmedia	te val	ue			
ALL <b>and</b> GOTO	instruc	tions	only	y		
<u> </u>	11 10					C
OPCODE			k	(lit	eral)	
k = 11-bit i	mmedia	ate va	lue			
OVLP instruction	on only		7	6		(
OPCOD	E		İ	_	k (litera	
k = 7-bit in	nmedia	te val	ue			
k = 7-bit in	nmedia	te val	ue		<u> </u>	,
OVLB instruction		te val	ue		· ·	<u>,                                      </u>
OVLB instruction	on only	te val	ue	5	4	( <u>)</u>
OVLB instruction 13 OPCOD	on only			5	4 k (lite	
OVLB instruction	on only			5		
OVLB instruction  13  OPCOD  k = 5-bit in	on only E			5		
OVLB instruction  13  OPCOD  k = 5-bit in  RA instruction  13	E nmedia only		ue	5	k (lite	eral)
OVLB instruction  13  OPCOD  k = 5-bit in	E nmedia only	te valı	ue	5		eral)
OVLB instruction  13  OPCOD  k = 5-bit in  RA instruction  13	en only  E  nmedia  only  E	te valu	ue	5	k (lite	eral)
OVLB instruction  13  OPCOD  k = 5-bit in  RA instruction  13  OPCOD  k = 9-bit in	Enmedia only DE	te valu	ue	5	k (lite	eral)
OVLB instruction  13  OPCOD  k = 5-bit in  RA instruction  13  OPCOD  k = 9-bit in	Enmedia only DE	te valu	ue	5	k (lite	eral)
OVLB instruction  13  OPCOD  k = 5-bit in  RA instruction  13  OPCOD  k = 9-bit ir	Enmedia only DE nmedia	9 8	ue 3		k (lite	eral) (al)
OVLB instruction  13  OPCOD  k = 5-bit in  RA instruction  13  OPCOD  k = 9-bit in  SRR Offset instruction  13	Enmedia only DE nmedia ructions E	9 8 9 8 9 8 9 8 9 9 8 9 9 8 9 9 8 9	ue  6 n		k (liter	eral) (al)
OPCOD  k = 5-bit in  RA instruction  13  OPCOD  k = 9-bit ir  SR Offset instruction  13  OPCOD  k = 6-bit ir	E nmedia only DE nmedia ructions E priate F	9 8 te value	ue  6 n		k (liter	(all)
OPCOD  k = 5-bit in  RA instruction  13  OPCOD  k = 9-bit ir  PSR Offset instruction  13  OPCOD  n = approd k = 6-bit ir  PSR Increment in	E nmedia only DE nmedia ructions E priate F nmedia nstruct	9 8 te value	ue  6 n		k (literal)	(all)
OPCOD  k = 5-bit in  RA instruction  13  OPCOD  k = 9-bit ir  PSR Offset instruction  13  OPCOD  k = 6-bit ir  SSR Increment in  13	en only  E  Inmedia  Only  DE  Inmedia  Tructions  E  Inmedia  Instruct  E  Instruct   9 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ue  6 n		k (literal)	(al) (ceral)	
OVLB instruction  13  OPCOD  k = 5-bit in  RA instruction of 13  OPCOD  k = 9-bit in  SR Offset instruction of 13  OPCOD  n = approx k = 6-bit in  SR Increment in 13  OPCOD  n = approx n = approx n = approx n = approx	en only  E  Inmedia  Only  DE  Inmedia  Tructions  E  Inmedia  Instruct  E  Instruct   9 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ue  6 n		k (literal)	(al) (ceral)	

TABLE 28-3: PIC16F/LF1826/27 ENHANCED INSTRUCTION SET

Mnemonic, Operands		Decemination	Cycles		14-Bit Opcode		Status	Natas	
		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REGIS	TER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00	1101		ffff	С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100		ffff	C	2
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	C, DC, Z	2
SUBWFB	f, d	Subtract with Borrow W from f	i	11	1011		ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff	0, 50, 2	2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	z	2
7.0	., •	BYTE ORIENTED SKIP O	1 -		0110				
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE REGIST	ER OPER	RATION	IS	I	I		I
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED SKIP O	PERATIO	NS	•				
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL OPERATIONS									
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk		
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk		Z	
		m Counter (PC) is modified, or a conditional test is	o truo tha						

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

<sup>2:</sup> If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

TABLE 28-3: PIC16F/LF1826/27 ENHANCED INSTRUCTION SET (CONTINUED)

Mnemonic, Operands		Description	Cycles	14-Bit Opcode			Status	Notes	
		Description		MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	_	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
INHERENT OPERATIONS									
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	_	Software device Reset	1	00	0000	0000	0001		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
	C-COMPILER OPTIMIZED								
ADDFSR	n, k	Add Literal to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move INDFn to W, with pre/post inc/dec	1	00	0000	0001	Onmm	Z	2
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
MOVWI	n mm	Move W to INDFn, with pre/post inc/dec	1	00	0000	0001	1nmm		2
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

<sup>2:</sup> If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

## 28.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn				
Syntax:	[ label ] ADDFSR FSRn, k				
Operands:	$-32 \le k \le 31$ n $\in$ [0, 1]				
Operation:	$FSR(n) + k \to FSR(n)$				
Status Affected:	None				
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.				
	FSRn is limited to the range 0000h - FFFFh. Moving beyond these bounds will cause the FSR to wrap around.				

ANDLW	AND literal with W
Syntax:	[ label ] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. $(k) \rightarrow (W)$
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[ label ] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f		
Syntax:	[ label ] ANDWF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(W) .AND. (f) $\rightarrow$ (destination)		
Status Affected:	Z		
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		

ADDWF	Add W and f
Syntax:	[ label ] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[ label ] ASRF f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<7>)\rightarrow dest<7>$ $(f<7:1>)\rightarrow dest<6:0>,$ $(f<0>)\rightarrow C,$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

register f

ADDWFC	ADD W and CARRY bit to f
Syntax:	[ label ] ADDWFC f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(W) + (f) + (C) \to dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[ label ] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	skip if $(f < b >) = 0$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed.  If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[ label ] BRA label [ label ] BRA \$+k
Operands:	-256 ≤ label - PC + 1 ≤ 255 -256 ≤ k ≤ 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a two-cycle instruction. This branch has a limited range.

BTFSS	Bit Test f, Skip if Set
Syntax:	[ label ] BTFSS f,b
Operands:	0 ≤ f ≤ 127 0 ≤ b < 7
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed.  If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRW	Relative Branch with W
Syntax:	[ label ] BRW
Operands:	None
Operation:	$(PC) + (W) \rightarrow PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a two-cycle instruction.

BSF	Bit Set f
Syntax:	[ label ] BSF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

**Clear Watchdog Timer** 

CALL	Call Subroutine
Syntax:	[label] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<10:0>, (PCLATH<4:3>) $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \overline{\underline{TO}} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.

**CLRWDT** 

CALLW	Subroutine Call With W
Syntax:	[ label ] CALLW
Operands:	None
Operation:	$ \begin{aligned} &(PC) + 1 \rightarrow TOS, \\ &(W) \rightarrow PC < 7:0>, \\ &(PCLATH < 6:0>) \rightarrow PC < 14:8> \end{aligned} $
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a two-cycle

COMF	Complement f
Syntax:	[ label ] COMF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(\bar{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$00h \to (f)$ $1 \to Z$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

instruction.

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is 'o', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is 'o', a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch				
Syntax:	[ label ] GOTO k				
Operands:	$0 \leq k \leq 2047$				
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>				
Status Affected:	None				
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.				

IORLW	Inclusive OR literal with W				
Syntax:	[label] IORLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W) .OR. $k \rightarrow (W)$				
Status Affected:	Z				
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.				

INCF	Increment f		
Syntax:	[ label ] INCF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(f) + 1 $\rightarrow$ (destination)		
Status Affected:	Z		
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		

IORWF	Inclusive OR W with f				
Syntax:	[ label ] IORWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) .OR. (f) $\rightarrow$ (destination)				
Status Affected:	Z				
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				

LSLF	Logical Left Shift		
Syntax:	[ label ] LSLF f {,d}		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$ \begin{array}{l} (\text{f<7>}) \rightarrow \text{C} \\ (\text{f<6:0>}) \rightarrow \text{dest<7:1>} \\ 0 \rightarrow \text{dest<0>} \end{array} $		
Status Affected:	C, Z		
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag A 'o' is shifted into the LSb. If 'd' is 'o', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.		
	C register f ←0		

LSRF	Logical Right Shift				
Syntax:	[ label ] LSLF f {,d}				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$0 \rightarrow \text{dest<7>}$ $(f<7:1>) \rightarrow \text{dest<6:0>},$ $(f<0>) \rightarrow C,$				
Status Affected:	C, Z				
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.				
	0 → register f C				

Syntax: [	label] MOVF f,d				
0 p 0 . a a 0 .	$0 \le f \le 127$ $d \in [0,1]$				
Operation: (	$(f) \rightarrow (dest)$				
Status Affected: 2	Z				
S C C ii	The contents of register f is moved to a destination dependent upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.				
Words: 1	l .				
Cycles: 1	l				
Example:	MOVF FSR, 0				
A	After Instruction  W = value in FSR register  Z = 1				

MOVIW	Move INDFn to W
Syntax:	[ label ] MOVIW ++FSRn [ label ] MOVIWFSRn [ label ] MOVIW FSRn++ [ label ] MOVIW FSRn [ label ] MOVIW k[FSRn] [ label ] MOVIW FSRn
Operands:	$n \in [0,1]$ $mm \in [00, 01, 10, 11].$ $-32 \le k \le 31$ If not present, $k = 0.$
Operation:	INDFn → W Effective address is determined by • FSR + 1 (preincrement) • FSR - 1 (predecrement) • FSR + k (relative offset) After the Move, the FSR value will be either: • FSR + 1 (all increments) • FSR - 1 (all decrements) • Unchanged
Status Affected:	Z

mm	Mode	Syntax
00	Preincrement	++FSRn
01	Predecrement	FSRn
10	Postincrement	FSRn++
11	Postdecrement	FSRn

Description:	This instruction is used to move data
	between W and one of the indirect
	registers (INDFn). Before/after this
	move, the pointer (FSRn) is updated by

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address

pre/post incrementing/decrementing it.

specified by the FSRn.

FSRn is limited to the range 0000h - FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

MOVLB	Move literal to BSR
Syntax:	[ label ] MOVLB k

Operands:  $0 \le k \le 15$ Operation:  $k \to BSR$ Status Affected: None

Description: The five-bit literal 'k' is loaded into the

Bank Select Register (BSR).

MOVLP	Move	literal	to	PCLATH

Syntax: [label] MOVLP k

Operands:  $0 \le k \le 127$ Operation:  $k \to PCLATH$ 

Status Affected: None

Description: The seven-bit literal 'k' is loaded into the

PCLATH register.

### MOVLW Move literal to W

Syntax: [label] MOVLW k

Operands:  $0 \le k \le 255$ Operation:  $k \to (W)$ 

Status Affected: None

Description: The eight-bit literal 'k' is loaded into W

register. The "don't cares" will assem-

ble as '0's.

Words: 1
Cycles: 1

Example: MOVLW 0x5A

After Instruction

W = 0x5A

### MOVWF Move W to f

Syntax: [ label ] MOVWF

 $\label{eq:continuous} \begin{array}{ll} \text{Operands:} & 0 \leq f \leq 127 \\ \\ \text{Operation:} & (W) \rightarrow (f) \\ \\ \text{Status Affected:} & \text{None} \end{array}$ 

Description: Move data from W register to register

Ϋ́.

Words: 1
Cycles: 1

Example: MOVWF OPTION

Before Instruction

OPTION = 0xFF W = 0x4F

After Instruction

OPTION = 0x4FW = 0x4F

MOVWI	Move W to INDFn
Syntax:	[ label ] MOVWI ++FSRn [ label ] MOVWIFSRn [ label ] MOVWI FSRn++ [ label ] MOVWI FSRn [ label ] MOVWI k[FSRn] [ label ] MOVWI FSRn
Operands:	$n \in [0,1]$ $mm \in [00, 01, 10, 11].$ $-32 \le k \le 31$ If not present, $k = 0.$
Operation:	<ul> <li>W → INDFn</li> <li>Effective address is determined by</li> <li>FSR + 1 (preincrement)</li> <li>FSR - 1 (predecrement)</li> <li>FSR + k (relative offset)</li> <li>After the Move, the FSR value will be either:</li> <li>FSR + 1 (all increments)</li> <li>FSR - 1 (all decrements)</li> <li>Unchanged</li> </ul>
Status Affected:	None

mm	Mode	Syntax
00	Preincrement	++FSRn
01	Predecrement	FSRn
10	Postincrement	FSRn++
11	Postdecrement	FSRn

Descri	ntion:
DESCII	DUUII.

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h - FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[ label ] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP
OPTION	Load OPTION_REG Register with W
Syntax:	[ label ] OPTION
Operands:	None
Operation:	$(W) \to OPTION\_REG$
Status Affected:	None

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.
	This instruction provides a way to execute a hardware Reset by soft-

Move data from W register to OPTION\_REG register.

Description:

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$TOS \rightarrow PC,$ $1 \rightarrow GIE$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1

RETURN	Return from Subroutine
Syntax:	[ label ] RETURN
Operands:	None
Operation:	$TOS \to PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

RETLW	Return with literal in W
Syntax:	[label] RETLW k
Operands:	$0 \leq k \leq 255$
Operation:	$\begin{array}{l} k \rightarrow (W); \\ TOS \rightarrow PC \end{array}$
Status Affected:	None
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example:	CALL TABLE; W contains table ;offset value • ;W now has table value
TABLE	•
	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;  RETLW k2 ;
	Before Instruction
	W = 0x07 After Instruction
	VIICI IIISII UCIIOII

RLF	Rotate Left f through Carry
Syntax:	[label] RLF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	RLF REG1,0
	Before Instruction
	REG1 = 1110 0110
	C = 0
	After Instruction
	REG1 = 1110 0110
	W = 1100 1100
	C = 1

value of k8

### RRF Rotate Right f through Carry

Syntax: [ label ] RRF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 


Operation: See description below

Status Affected: C

Description: The contents of register 'f' are rotated

one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is

placed back in register 'f'.



## SUBLW Subtract W from literal

Syntax: [label] SUBLW k

 $\label{eq:continuous} \begin{array}{ll} \text{Operands:} & 0 \leq k \leq 255 \\ \\ \text{Operation:} & k - (W) \rightarrow (W) \\ \\ \text{Status Affected:} & C, DC, Z \\ \end{array}$ 

Description: The W register is subtracted (2's com-

plement method) from the eight-bit literal 'k'. The result is placed in the W

register.

C = 0	W > k
C = 1	$W \leq k$
DC = 0	W<3:0> > k<3:0>
DC = 1	W<3:0> ≤ k<3:0>

### SLEEP Enter Sleep mode

Syntax: [ label ] SLEEP

Operands: None

Operation:  $00h \rightarrow WDT$ ,

0 → WDT prescaler,

 $\begin{array}{c}
1 \to \overline{\mathsf{TO}}, \\
0 \to \overline{\mathsf{PD}}
\end{array}$ 

Status Affected: TO, PD

Description: The power-down Status bit,  $\overline{PD}$  is

cleared. Time-out Status bit,  $\overline{\text{TO}}$  is set. Watchdog Timer and its pres-

caler are cleared.

The processor is put into Sleep mode

with the oscillator stopped.

### SUBWF Subtract W from f

Syntax: [label] SUBWF f,d

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation: (f) - (W)  $\rightarrow$  (destination)

Status Affected: C, DC, Z

Description: Subtract (2's complement method) W

register from register 'f'. If 'd' is '0', the

result is stored in the W

register. If 'd' is '1', the result is stored

back in register 'f.

<b>C</b> = 0	W > f
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	W<3:0> ≤ f<3:0>

### SUBWFB Subtract W from f with Borrow

Syntax: SUBWFB f {,d}

Operands:  $0 \le f \le 127$ 

 $d \in [0,1]$ 

Operation:  $(f) - (W) - (\overline{B}) \rightarrow dest$ 

Status Affected: C, DC, Z

Description: Subtract W and the BORROW flag

(CARRY) from register 'f' (2's complement method). If 'd' is 'o', the result is stored in W. If 'd' is '1', the result is

stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[ label ] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1' the result is placed in register 'f'

XORLW	Exclusive OR literal with W
Syntax:	[ label ] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

TRIS	Load TRIS Register with W						
Syntax:	[ label ] TRIS f						
Operands:	$5 \leq f \leq 7$						
Operation:	$\text{(W)} \rightarrow \text{TRIS register 'f'}$						
Status Affected:	None						
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded.						


XORWF	Exclusive OR W with f									
Syntax:	[ label ] XORWF f,d									
Operands:	$0 \le f \le 127$ $d \in [0,1]$									
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)									
Status Affected:	Z									
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.									


### 29.0 ELECTRICAL SPECIFICATIONS


## Absolute Maximum Ratings(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss, PIC16F1826/27	
Voltage on VDD with respect to Vss, PIC16LF1826/27	
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on all other pins with respect to Vss	$-0.3\sqrt{(0)(VDD)} + 0.3V$
Total power dissipation <sup>(1)</sup>	
Maximum current out of Vss pin	95 mA
Maximum current into VDD pin	70 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
	200 mA
Maximum current sunk by all ports <sup>(2)</sup> , -40°C ≤ TA ≤ +125°C for extended	90 mA
Maximum current sourced by all ports <sup>(2)</sup> , 40°C ≤ Ta ≤ +85°C for industrial	140 mA
Maximum current sourced by all ports <sup>(2)</sup> , -40°C ≤ TA ≤ +125°C for extended	65 mA
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS $\neq$ VDD $\times$ {IDD $\rightarrow$ $\Sigma$ IOH} + $\Sigma$ {(VDD $\rightarrow$	VOH) $x$ IOH} + $\Sigma$ (VOI $x$ IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.







### 29.1 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended)


PIC16LI	F1826/27		Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
PIC16F	1826/27			rd Opera	_	onditions (unless otherwise stated) $-40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for industrial}$ $-40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for extended}$		
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
D001	VDD	Supply Voltage						
		PIC16LF1826/27	1.8 2.3	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>NQTE 2</b> )	
D001		PIC16F1826/27	1.8 2.3	_	5.5 5.5	V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>NQTE 2</b> )	
D002*	VDR	RAM Data Retention Voltage <sup>(1)</sup>						
		PIC16LF1826/27	1.5	_	_	V	Device in Sleep mode	
D002*		PIC16F1826/27	1.7	_	_	V	Davise in Sleep mode	
	VPOR*	Power-on Reset Release Voltage	_	1.6	_	V,		
	VPORR*	Power-on Reset Rearm Voltage						
		PIC16LF1826/27	_	0.8	_/	/V/	Device in Sleep mode	
		PIC16F1826/27	_	1.7	_/	V	Device in Sleep mode	
D003	VADFVR	Fixed Voltage Reference Voltage for ADC, Initial Accuracy	-5.5 -6.0 -5.5 -6.0 -5.5		5.5 6 5.5 6		$\begin{array}{l} 1.024\text{V},  \text{VDD} \geq 2.5\text{V},  85^{\circ}\text{C} \\ 1.024\text{V},  \text{VDD} \geq 2.5\text{V},  125^{\circ}\text{C} \\ 2.048\text{V},  \text{VDD} \geq 2.5\text{V},  85^{\circ}\text{C} \\ 2.048\text{V},  \text{VDD} \geq 2.5\text{V},  125^{\circ}\text{C} \\ 4.096\text{V},  \text{VDD} \geq 4.75\text{V},  85^{\circ}\text{C} \\ 4.096\text{V},  \text{VDD} \geq 4.75\text{V},  125^{\circ}\text{C} \end{array}$	
	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC, Initial Accuracy	-5.5 -6.0 -5.5 -6.0 -5.5 -6.0		5.5 6 5.5 6 5.5 6	%	$\begin{array}{l} 1.024\text{V}, \ \text{Vdd} \geq 2.5\text{V}, \ 85^{\circ}\text{C} \\ 1.024\text{V}, \ \text{Vdd} \geq 2.5\text{V}, \ 125^{\circ}\text{C} \\ 2.048\text{V}, \ \text{Vdd} \geq 2.5\text{V}, \ 85^{\circ}\text{C} \\ 2.048\text{V}, \ \text{Vdd} \geq 2.5\text{V}, \ 125^{\circ}\text{C} \\ 4.096\text{V}, \ \text{Vdd} \geq 4.75\text{V}, \ 85^{\circ}\text{C} \\ 4.096\text{V}, \ \text{Vdd} \geq 4.75\text{V}, \ 125^{\circ}\text{C} \\ \end{array}$	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See Section 7.1 "Power-on Reset (POR)" for details.	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.6V, 25 C unless otherwise stated. These parameters are for design guidance only and are not tested

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

<sup>2:</sup> PLL required for 32 MHz operation.



### 29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended)

PIC16LF	1826/27		Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended							
PIC16F1826/27				d Operati g tempera	iture -	-40°C ≤ T	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended			
Param	Device	Min	Time	May	l lmita		Conditions			
No.	Characteristics	Min.	Typ†	Max.	Units	VDD	Note			
	Supply Current (IDD) <sup>(1,</sup>	2)								
D010		_	7.0	_	μΑ	1.8	Fosc = 32 kHz			
		_	9.0	_	μΑ	3.0	LP Oscillator mode			
D010		_	9.5		μΑ	1.8	Fosc = 32 kHz			
		_	12.5	_	μΑ	3.0	LP Oscillator mode			
		_	13.5	_	μΑ	5.0				
D011		_	110	_	μΑ	1.8	Fosc = 1 MHz			
		_	220	_	μΑ	3.0	XT Oscillator mode			
D011		_	130	_	μΑ	1.8	Fosc = 1 MHz			
		_	240	_	μΑ	3.0	XT Oscillator mode			
		_	300	_	μΑ	5.0				
D012		_	290	_	μΑ	1.8	Fosc = 4 MHz			
		_	520	_	μΑ	3.0	XT Oscillator mode			
D012		_	300	_	μΑ	1.8	Fosc = 4 MHz			
		_	550	_	μΑ	3.0	XT Oscillator mode			
		_	670		μΑ	5.0				
D013		_	80	_	μΑ	1.8	Fosc = 1 MHz			
		_	130	_	μΑ	3.0	EC Oscillator mode, Medium-power mode			
D013		_	100	_	μΑ	1.8	Fosc = 1 MHz			
		_	150	_	μΑ	3.0	EC Oscillator mode  Medium-power mode			
		_	190	_	μΑ	5.0	Mediani power mode			
D014			260	_	μΑ	1.8	Fosc = 4 MHz			
			450	_	μΑ	3.0	EC Oscillator mode, Medium-power mode			
D014			280	_	μΑ	1.8	Fosc = 4 MHz			
			480	_	μΑ	3.0	EC Oscillator mode  Medium-power mode			
		_	560	_	μΑ	5.0	modiani power mode			

<sup>\*</sup> These parameters are characterized but not tested.

- Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
  - 3: 8 MHz internal RC oscillator with 4x PLL enabled.
  - 4: 8 MHz crystal oscillator with 4x PLL enabled.
  - 5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in  $k\Omega$ ..

### 29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended) (Continued)

PIC16LF	1826/27	Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended									
PIC16F1	826/27			d Operation of temperations of temperations of the temperation of the temperature of temperature of the temperature of temperature of temperature of temperature of t	iture -	40°C ≤ TA	ess otherwise stated)  \( \leq +85^\circ \) for industrial  \( \leq +125^\circ \) for extended				
Param	Device	Min.	Typt	Max.	Units		Conditions				
No.	Characteristics	IVIIII.	Тур†	IVIAX.	Units	VDD	Note				
	Supply Current (IDD) <sup>(1, 2)</sup>										
D015		_	3.6	_	μΑ	1.8	Fosc = 31 kHz				
		_	4.0	_	μΑ	3.0	LFINTOSC mode				
D015		_	5.5	_	μΑ	1.8	Fosc = 31 kk/z				
		_	8.5	_	μΑ	3.0	LFINTOSC mode				
		_	9.7	_	μΑ	5.0					
D016		_	110	_	μΑ	1.8	F050 = 500 kHz				
		_	150	_	μΑ	3.0 <	MEINTOSC mode				
D016		_	120	_	μΑ	1,8	Foso = 500 kHz				
		_	160	_	μΑ	(3(0)	MFINTOSC mode				
		_	190	_	μА	5.0					
D017*			0.8	_	m/\(\)	1.8	Fosc = 8 MHz				
		_	1.3	_	mA	3,6	HFINTOSC mode				
D017*		_	0.8	_ <	< m/x	1.8	FOSC = 8 MHz				
		_	1.3	-	mA	3.0	HFINTOSC mode				
		_	1.4	(=)	mĂ	5.0					
D018			1.2	77	mA	1.8	FOSC = 16 MHz HFINTOSC mode				
		_	2.0	7	mA	3.0					
D018		-/	/12	_	mA	1.8	Fosc = 16 MHz HFINTOSC mode				
		-\	2.0	_	mA	3.0	TH INTOGO HIDGE				
			2.3	_	mA	5.0					
D019			4.0	_	mA	3.0	Fosc = 32 MHz HFINTOSC mode (Note 3)				
			4.4	_	mA	3.6					
D019	1	<u> </u>	3.9	_	mA	3.0	Fosc = 32 MHz				
		_	4.2	_	mA	5.0	HFINTOSC mode (Note 3)				

\* These parameters are characterized but not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from pail-to-rail, all DD pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 3: 8 MHz internal RC oscillator with 4x PLL enabled.
- 8 MHz crystal oscillator with 4x PLL enabled.
- For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ..

### 29.2 DC Characteristics: PIC16F/LF1826/27-I/E (Industrial, Extended) (Continued)

PIC16LF1	1826/27	Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended							
PIC16F18	326/27		d Operation of the depth of the	ess otherwise stated)  ∆ ≤ +85°C for industrial  ∆ ≤ +125°C for extended					
Param	Device	N#:	T 4	Mari	11		Conditions		
No.	Characteristics	Min.	Тур†	Max.	Units	VDD	Note		
	Supply Current (IDD)(1,	2)			_				
D020		_	3.3	_	mA	3.0	Fosc = 32 MHz		
		_	3.6	_	mA	3.6	HS Oscillator mode (Note 4)		
D020		_	3.3	_	mA	3.0	Fosc = 32 MHz		
		_	3.8	_	mA	5.0	HS Oscillator mode (Note 4)		
D021		_	410	_	μΑ	1.8	Fosc = 4 MHz		
		_	710	_	μΑ	3.0	EXTRC mode (Note 5)		
D021		_	430		μΑ	1.8	FOSC = 4-MHz		
		_	730	_	μΑ	3.0	EXTRC mode (Note 5)		
		_	860	_	μΑ	5.0			

\* These parameters are characterized but not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: 9SC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: 8 MHz internal RC oscillator with 4x PLL enabled.

4: 8 MHz crystal oscillator with 4x PLL enabled.

5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kQ...

### 29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down)

PIC16LF1826/27				Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
PIC16F1826/27				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended							
Param No.	Device Characteristics	Min.	Typ†	Max. +85°C	Max. +125°C	Units		Conditions			
NO.				+65 C	+125 C		VDD	Note			
Power-down Base Current (IPD) <sup>(2)</sup>											
D022			0.02	_	_	μΑ	1.8	WD7, BOR, FVR, and T10SC			
		_	0.03	_	_	μΑ	3.0	disabled, all Peripherals Inactive			
D022		-	1.6	_	_	μΑ	1.8	WDT, BOR, FVR, and T1OSC			
		_	1.9	_	_	μΑ	3.0 \	disabled, all Peripherals Inactive			
		_	2.0	_	_	μΑ	<u>/5,0</u> \	, ×			
D023			0.5	_	_	μΑ	1/8/	LPWDT Current (Note 1)			
		_	0.8	_	_	μA	3.0				
D023		_	1.9	_	<u> </u>	μA	1,8	LPWDT Current (Note 1)			
			2.3		_ <	XMA_	<del></del>				
		_	2.4	_		_Ku/_	5.0				
D023A			8.5		$(\leftarrow)$	μÃ	1.8	FVR current (Note 1)			
		_	8.5	_/>		μA	3.0				
D023A		_	32	$\leftarrow$	<u> </u>	μΑ	1.8	FVR current (Note 1)			
		_	38	<del>\-\</del>	<u> </u>	μΑ	3.0				
		_	68⁄~	7	<u> </u>	mA	5.0				
D024			8.1		_	μΑ	3.0	BOR Current (Note 1)			
D024		-	17		_	μΑ	3.0	BOR Current (Note 1)			
		$\rightarrow$	18	✓ —	_	μΑ	5.0				
D025		$\langle \langle / \rangle$	Q.6	_	_	μΑ	1.8	T1OSC Current (Note 1)			
		$\nearrow$	0.8	_	_	μΑ	3.0				
D025		4	3.0	_	_	μΑ	1.8	T1OSC Current (Note 1)			
		$\mathcal{I}\mathcal{F}$	3.5	_	_	μΑ	3.0				
		_	4.0	_	_	μΑ	5.0				
D026		_	0.1	_	_	μΑ	1.8	A/D Current (Note 1, Note 3), no			
		_	0.1		_	μΑ	3.0	conversion in progress			
D026		_	16	_	_	μΑ	1.8	A/D Current (Note 1, Note 3), no			
	_ \\ \	_	21	_	_	μΑ	3.0	conversion in progress			
		_	25	_	_	μΑ	5.0				

These parameters are characterized but not tested.

Da)a|in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend:

TBD = To Be Determined

Note The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

- 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
- 3: A/D oscillator source is FRC.

### 29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down) (Continued)

PIC16LF1826/27				Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended					
PIC16F182	26/27			rd Operating temper		litions (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C \text{ for industrial}$ $-40^{\circ}C \le TA \le +125^{\circ}C \text{ for extended}$			
Param	Device Characteristics	Min.	Typ†	Max.	Max.	Units		Conditions	
No.			.,,,,	+85°C	+125°C	010	VDD	Note	
	Power-down Base Current	(IPD) <sup>(2)</sup>							
D026A*		_	250	_	_	μΑ	1.8	A/D Current (Note 1, Note 3),	
		_	250	_	_	μΑ	3.0	conversion in progress	
D026A*		_	280	_	_	μΑ	1.8	A/D Current (Note 1, Note 3),	
		_	280	_	_	μΑ	3.0	conversion in progress	
		_	280	_	_	μΑ	5.0		
D027		_	3.5	_	_	μΑ	1.8/	Can Sense Low Power	
		_	7	_	_	μΑ	3.0	Oscillator mode (Note 1)	
D027		_	3.5	_	_	μΑ	1.8	Cap Sense Low Power	
		_	7	_	_	μΑ	3.0	Oscillator mode (Note 1)	
		_	32	_	_	KA<	5.0		
D027A		_	4.2	_	- /	THA \	1.8	Cap Sense Medium Power	
		_	6	_	-((	μA	× 3.0	Oscillator mode (Note 1)	
D027A		_	8.5	_	$\nearrow$	JuA/	1.8	Cap Sense Medium Power	
		_	11	— <	$\langle \langle \not - \rangle$	μA	3.0	Oscillator mode (Note 1)	
		_	11	_	14	μΑ	5.0		
D027B		_	12			μΑ	1.8	Cap Sense High Power	
		_	32 🧷	17		μΑ	3.0	Oscillator mode (Note 1)	
D027B		_	16	///	<u> </u>	μΑ	1.8	Cap Sense High Power	
		_	/>36	$\rightarrow$	_	μΑ	3.0	Oscillator mode (Note 1)	
		_/	(A)	_	_	μΑ	5.0		
D028		$\overline{\mathcal{A}}$	6.9/		_	μΑ	1.8	Comparator Current, Low Power	
		( = 1	7.0	_	_	μΑ	3.0	mode, one comparator enabled (Note 1)	
D028		))	9.0	_	-	μΑ	1.8	Comparator Current, Low Power mode, one comparator enabled	
		· /_	9.3	_	_	μΑ	3.0		
		}	9.8	_	_	μΑ	5.0	(Note 1)	
D028A		_	6.6	_	_	μΑ	1.8	Comparator Current, Low Power	
		_	6.8	_	_	μΑ	3.0	mode, two comparators enabled (Note 1)	
D028A		_	8.5	_	_	μΑ	1.8	Comparator Current, Low Power	
		_	8.8	_	_	μΑ	3.0	mode, two comparators enabled (Note 1)	
		_	9.2			μΑ	5.0		

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Legend:**\\TBD = To Be Determined

- Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
  - 2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.
  - 3: A/D oscillator source is FRC.

DS41391B-page 347

### 29.3 DC Characteristics: PIC16F/LF1826/27-I/E (Power-Down) (Continued)

PIC16LF1826/27				Standard Operating Conditions (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended						
PIC16F1826/27				rd Operating temper	_	nditions (unless otherwise stated) $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for extended				
Param	Device Characteristics	Min.	Typ†	Max.	Max.	Units		Conditions		
No.	Device Characteristics	IVIIII.	турт	+85°C	+125°C	Units	VDD	Note		
	Power-down Base Current	(IPD) <sup>(2)</sup>								
D028B		_	24	_	_	μΑ	1.8	Comparator Current, High Power		
		_	25	_	_	μΑ	3.0	mode, one comparator enabled (Note 1)		
D028B		_	27	_	_	μΑ	1.8	Comparator Current, High Power		
		_	28	_	_	μΑ	3.0	mode, one comparator enabled		
		_	29	_	_	μΑ	5.0	(Note 1)		
D028C		_	40	_	_	μΑ	1.8	Comparator Current, High Power		
		_	41	_	_	μA⁄.	3.0	Mode, two comparators enabled		
D028C		_	43	_	_	μA	7.8	Comparator Current, High Power		
			44		/	(µA)_	3.0	mode, two comparators enabled		
		_	45	_		μA	5.0	(Note 1)		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Legend: TBD = To Be Determined

Note 1: The peripheral current is the sum of the base loo o Nep and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base loo or led current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.



#### 29.4 DC Characteristics: PIC16F/LF1826/27-I/E

	DC C	HARACTERISTICS		emperature	-40°C ≤ TA	≤ +85°C	otherwise stated) for industrial C for extended
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					
D030		with TTL buffer	_	_	0.8	V	4.5V ≤ VDD ≤ 5.5V
D030A			_	_	0.15 VDD	V	1.8V ≤ VDD ≤ 4.5V
D031		with Schmitt Trigger buffer	_	_	0.2 VDD	V	2.0V ≤ VDD ≤ 5.5V
		with I <sup>2</sup> C™ levels	_	_	0.3 VDD	V	
		with SMBus™ levels	_	_	0.8	V	2.7V ≤ VøD € 5.5V
D032		MCLR, OSC1 (RC mode) <sup>(1)</sup>	_	_	0.2 VDD	V	
D033		OSC1 (HS mode)	_	_	0.3 VDD	V	
	VIH	Input High Voltage	•	•			
		I/O ports:		_	_		
D040		with TTL buffer	2.0	_	_	M	4.5V ≤ VDD ≤ 5.5V
D040A			0.25 VDD+	_		JV.	1.8y ≤ VDD ≤ 4.5V
			8.0			) /	
D041		with Schmitt Trigger buffer	0.8 VDD	_	$+\langle \cdot \rangle$	V	2.0V ≤ VDD ≤ 5.5V
		with I <sup>2</sup> C™ levels	0.7 VDD	_		V	
		with SMBus™ levels	2.1	<b>–</b> (		$\vee_{V}$	$2.7V \le VDD \le 5.5V$
D042		MCLR	0.8 VDD	→ \		V	
D043A		OSC1 (HS mode)	0.7 VDD	// ^	)	V	
D043B		OSC1 (RC mode)	0.9 VDD		1	V	(Note 1)
	lıL	Input Leakage Current <sup>(2)</sup>	<b>\</b>		•		
D060		I/O ports		± 5	± 125	nA	Vss ≤ Vpin ≤ Vdd, Pin at high- impedance at 85°C
				>± 5	± 1000	nA	125°C
D061		MCLR <sup>(3)</sup>		± 50	± 200	nA	Vss ≤ Vpin ≤ Vdd at 85°C
	IPUR	Weak Pull-up Current	$\langle \cdot \rangle$				
D070*			23 25	100 140	200 300	μА	VDD = 3.3V, VPIN = VSS VDD = 5.0V, VPIN = VSS
	Vol	Output Low Voltage (4)	~				
D080		I/O ports	_	_	0.6	V	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V

Legend: TBD = To Be Determined

- These parameters are characterized but not tested.
- † Data in "Typy" dolumn s at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillate configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode

  - 2: Negative current is defined as current sourced by the pin.
     3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages. 4: Including OSC2 in CLKOUT mode.

### 29.4 DC Characteristics: PIC16F/LF1826/27-I/E (Continued)

	DC CI	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
	Voн	Output High Voltage <sup>(4)</sup>							
D090		I/O ports	VDD - 0.7	_	_	V	IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V		
		Capacitive Loading Specs on	<b>Output Pins</b>						
D101*	COSC2	OSC2 pin	_	_	15	pF	In XT, HS and LR modes when external clock is used to drive OSC1		
D101A*	Cio	All I/O pins	_	_	50	pF			

**Legend:** TBD = To Be Determined

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are tor design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not becommended to use an external clock in RC mode.
  - 2: Negative current is defined as current sourced by the pin.
  - 3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 4: Including OSC2 in CLKOUT mode.



### 29.5 Memory Programming Requirements

DC CHA	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
		Program Memory Programming Specifications							
D110	Vінн	Voltage on MCLR/VPP/RA5 pin	8.0	_	9.0	V	(Note 3, Note 4)		
D111	IDDP	Supply Current during Programming	_	_	10	mA			
D112		VDD for Bulk Erase	2.7	_	V <sub>DD</sub> max.	V			
D113	VPEW	VDD for Write or Row Erase	VDD min.	_	V <sub>DD</sub> max.	٧ (			
D114	IPPPGM	Current on MCLR/VPP during Erase/ Write	_	-	1.0	Am/			
D115	IDDPGM	Current on VDD during Erase/Write	_		5.0	mA	>		
		Data EEPROM Memory							
D116	ED	Byte Endurance	_	100K <sup>°</sup>	(4-	Æ/W	-40°C to +85°C		
D117	VDRW	VDD for Read/Write	V <sub>DD</sub> min.		Max.	V			
D118	TDEW	Erase/Write Cycle Time	- /	> 4.0	5.0	ms			
D119	TRETD	Characteristic Retention	40 <<		_	Year	Provided no other specifications are violated		
D120	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	111	YOM	_	E/W	-40°C to +85°C		
		Program Flash Memory							
D121	EР	Cell Endurance	$\rightarrow$	10K		E/W	-40°C to +85°C ( <b>Note 1</b> )		
D122	VPR	VDD for Read	VDD min.	_	V <sub>DD</sub> max.	V			
D123	Tıw	Self-timed Write Cycle Time	1 <del></del> _	2	2.5	ms			
D124	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated		

<sup>†</sup> Data in "Typ" column is at 3.8V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: Self-write and Block Erase.
  - 2: Refer to Section 17.5.1 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.
  - 3: Required only if single-supply programming is disabled.
  - 4: The MRLAB CD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

#### 29.6 **Thermal Considerations**

Standard Operating Conditions (unless otherwise stated) Operating temperature  $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ 

Operating temperature -40 C \( \sigma \) (A \( \sigma \) (125 C									
Param No.	Sym.	Characteristic	Тур.	Units	Conditions				
TH01	θJΑ	Thermal Resistance Junction to Ambient	TBD	°C/W	18-pin PDIP package				
			TBD	°C/W	18-pin SOIC package				
			TBD	°C/W	20-pin SSOP package				
			TBD	°C/W	28-pin UQFN 4x4mm package				
			TBD	°C/W	28-pin QFN 6x6mm package				
TH02	θJC	Thermal Resistance Junction to Case	TBD	°C/W	18-pin SPDIP package				
			TBD	°C/W	18-pin SOIC package				
			TBD	°C/W	20-pin SSOP package				
			TBD	°C/W	28-pin UQFN 4x4mm package				
			TBD	°C/W	28-pin QFN-6x6mm package				
TH03	ТЈМАХ	Maximum Junction Temperature	150	°C					
TH04	PD	Power Dissipation	_	W	PQ = PINTERNAL + PI/O				
TH05	PINTERNAL	Internal Power Dissipation	_	W/	PWTERNAL = IDD x VDD(1)				
TH06	Pı/o	I/O Power Dissipation	_	W	$PPQ \neq \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$				
TH07	PDER	Derated Power	_	//yy	PØER = PDMAX (TJ - TA)/θJA <sup>(2)</sup>				
	TDD T	B B ( ) .		\ \ /	/				

**Legend:** TBD = To Be Determined

Note 1: IDD is current to run the chip alone without driving any load on the output pins.


2: TA = Ambient Temperature

**3:** T<sub>J</sub> = Junction Temperature


### 29.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS



### FIGURE 29-5: LOAD CONDITIONS



### 29.8 AC Characteristics: PIC16F/LF1826/27-I/E

FIGURE 29-6: CLOCK TIMING




TABLE 29-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating	•	ng Conditions (unless otherwise ture $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Sym.	Characteristic	Min.	Турт	Max.	Units	Conditions
OS01	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	$\nearrow$	0,5	MHz	EC Oscillator mode (low)
			DC <		4	MHz	EC Oscillator mode (medium)
			DQ^	1	32	MHz	EC Oscillator mode (high)
		Oscillator Frequency <sup>(1)</sup>	~	32.768	_	kHz	LP Oscillator mode
		_	Q.T	$\rightarrow$	4	MHz	XT Oscillator mode
			1	<b>→</b> —	4	MHz	HS Oscillator mode, VDD ≤ 2.3V
		_	1	_	20	MHz	HS Oscillator mode, VDD > 2.3V
			DČ	_	4	MHz	RC Oscillator mode
OS02	Tosc	External CLKIN Period (1)	> 27	_	∞	μs	LP Oscillator mode
			250	_	∞	ns	XT Oscillator mode
			50	_	∞	ns	HS Oscillator mode
			31.25	_	∞	ns	EC Oscillator mode
		Oscillator Period (1)	_	30.5	_	μs	LP Oscillator mode
			250	_	10,000	ns	XT Oscillator mode
			50	_	1,000	ns	HS Oscillator mode
	/		250	_	_	ns	RC Oscillator mode
OS03	TCY	Instruction Cycle Time <sup>(1)</sup>	125	_	DC	ns	Tcy = Fosc/4
OS04*	TosH,	External CLKIN High,	2	_	_	μs	LP oscillator
	TosL	External CLKIN Low	100	_	_	ns	XT oscillator
			20			ns	HS oscillator
OS05*	TosR,	External CLKIN Rise,	0	_	∞	ns	LP oscillator
( L	TosF	External CLKIN Fall	0	_	∞	ns	XT oscillator
	$\checkmark$		0	_	∞	ns	HS oscillator

These parameters are characterized but not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### TABLE 29-2: OSCILLATOR PARAMETERS

Standard Operating Conditions (unless otherwise stated)  $-40^{\circ}C \leq T_A \leq +125^{\circ}C$ **Operating Temperature** Param Freq. Svm. Characteristic Min. Typ† Max. Units Conditions No. Tolerance **OS08** Internal Calibrated HFINTOSC  $0^{\circ}C \le TA \le +85^{\circ}C$ . VDD  $\ge 2.5V$ **HFosc** ±2% 16.0 MHz Frequency(2) -40°C ≤ TA ≤ +125°C ±5% 16.0 MHz OS08A MFosc Internal Calibrated MFINTOSC  $0^{\circ}$ C  $\leq$  TA  $\leq$  +85 $^{\circ}$ C,  $\sqrt{DD \geq 2.5}$ V 500 kHz ±2% Frequency(2) -40°C ≤ Ta ≤ <del>+125</del>°C ±5% 500 kHz OS10\* Tiosc st **HFINTOSC** 5 8 μs Wake-up from Sleep Start-up Time **MFINTOSC** Wake-up from Sleep Start-up Time 20 30

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and the higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended
  - 3: By design.

### TABLE 29-3: PLL CLOCK TIMING SPECIFICATIONS (VpD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	_	_	2	ms	
F13*	$\Delta$ CLK	CLKOUT Stability (Jitter)	-0.25%	_	+0.25%	%	

- These parameters are characterized but not tested.
- † Data in "Typ" column is at \$V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

DS41391B-page 355





TABLE 29-4: CLKOUT AND I/O TIMING PARAMETERS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ (1)	_	_	70	ns	VDD = 3.3-5.0V				
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ (1)	_	_	72	ns	VDD = 3.3-5.0V				
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	_	_	20	ns					
OS14	TioV2ckH	Port input valid before CLKOUT <sup>(1)</sup>	Tosc + 200 ns	_	_	ns					
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	_	50	70*	ns	VDQ = 3.3-5.0V				
OS16	TosH2ioI	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	_		ns	VDD = 3.3-5.0V				
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	1 (,	ns	>				
OS18	TioR	Port output rise time <sup>(2)</sup>		40 15 \	72\ \32\	/n8	VDD = 1.8V VDD = 3.3-5.0V				
OS19	TioF	Port output fall time <sup>(2)</sup>		28 15	55 30	ns	VDD = 1.8V VDD = 3.3-5.0V				
OS20*	Tinp	INT pin input high or low time	25	)-/	> —	ns					
OS21*	Tioc	Interrupt-on-change new input level	25		_	ns					

<sup>\*</sup> These parameters are characterized but not tested.

2: Includes OSC2 in CLKOUT mode.

FIGURE 29-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

**Note 1:** Measurements are taken in RC mode where CLKQUT output is 4 x Tosc.




TABLE 29-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS


Standard Operating Conditions (unless otherwise stated)

Operating Temperature -40°C ≤ TA ≤ +125°C

_ •							·
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2	_	_	μs	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V
31	TWDTLP	Low-Power Watchdog Timer Time-out Period (No Prescaler)	10	18	27	μs ms	VDD = 3.3V-5V
32	Tost	Oscillator Start-up Timer Period <sup>(1), (2)</sup>		1024	_	Tosc	(Note 3)
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μs	
35	VBOR	Brown-out Reset Voltage	2.38 1.80	2.5 1.9	2.65 2.05	V ()	BORV=2:5V BORV=1.9V
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	ω'n	40°C to +85°C
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5	ps	VDD ≤ VBOR

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
  - 2: By design.
  - 3: Period of the slower clock.
  - 4: To ensure these voltage tolerances. Vps and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 29-10: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




### TABLE 29-6: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$										
Param No.	Sym.		Characteristic	С	Min.	Тур†	Max.	Units	Conditions		
40*	Тт0Н	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	_	_	ns			
				With Prescaler		_	_	ns			
41*	TT0L	T0CKI Low F	ulse Width	No Prescaler	0.5 Tcy + 20	_	_	ns			
				With Prescaler	10	_	_	ns			
42*	Тт0Р	T0CKI Period	i	1		_	_	ns	N= prescale value (2, 4, 256)		
45*	TT1H	T1CKI High	Synchronous, No Prescaler		0.5 Tcy + 20	_	- /	) hs			
		Time	Synchronous, with Prescaler		15	_	<b>1</b>	ns	$\triangleright$		
			Asynchronous		30	_	(	ns			
46*	T⊤1L	T1CKI Low	Synchronous, N	No Prescaler	0.5 Tcy + 20	_	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	√ns			
		Time	Synchronous, with Prescaler		15		H	ns			
			Asynchronous		30 /	1/	$\searrow$	ns			
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or TCV + 40		> -	ns	N = prescale value (1, 2, 4, 8)		
			Asynchronous		60	_	_	ns			
48	FT1		ator Input Frequency Range abled by setting bit T1OSCEN)		32,4	32.768	33.1	kHz			
49*	TCKEZTMR1	Delay from E	xternal Clock Ed	lge to Timer	2 Tosc	_	7 Tosc	_	Timers in Sync		

<sup>\*</sup> These parameters are characterized but not tested

### FIGURE 29-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



### TABLE 29-7: CAPTURÉ/COMPARE/PWM REQUIREMENTS (CCP)

	Standard Operating Conditions (unless otherwise stated)  Operating Temperature → -40°C ≤ TA ≤ +125°C									
Param No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions		
QC01*	TccL_/	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_	_	ns			
	$\sim$		With Prescaler	20	1	1	ns			
CC052	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns			
			With Prescaler	20	-	-	ns			
CC03*	TccP	CCPx Input Period		3Tcy + 40 N	1		ns	N = prescale value (1, 4 or 16)		

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### TABLE 29-8: PIC16F/LF1826/27 A/D CONVERTER (ADC) CHARACTERISTICS:

Standard Operating Conditions (unless otherwise stated) Operating temperature  $\text{-40}^{\circ}\text{C} \leq \text{Ta} \leq \text{+125}^{\circ}\text{C}$ Param Svm. Characteristic Min. Typ† Max. Units Conditions No. AD01 NR Resolution 10 bit AD02 EIL Integral Error ±1.7 LSb **VREF = 3.0V** AD03 Differential Error **E**DL ±1 LSb No missing codes VREF = 3.0VLSb AD04 **E**OFF Offset Error **VREF = 3.0V** +2 AD05 FGN Gain Error ±1.5 LSb **VREF = 3.0V** AD06 VREF Reference Voltage(3) 1.8 VDD ٧ AD07 Full-Scale Range ٧ Vain Vss **V**REF Can go higher if external Q.01µF capacitor is AD08 ZAIN Recommended Impedance of 50 kΩ Analog Voltage Source present on input pin.


- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Total Absolute Error includes integral, differential, offset and gain errors.
  - 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
  - 3: ADC VREF is from external VREF, VDD pin or FVREF, whichever is selected as reference input.
  - 4: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

### TABLE 29-9: PIC16F/LF1826/27 A/D CONVERSION REQUIREMENTS


Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ TA ≤ +125°C								
Param No.	Sym.	Characteristic	Min.	Typt	Max.	Units	Conditions	
AD130*	TAD	A/D Clock Period	1.0	1	9.0	μs	Tosc-based	
		A/D Internal RC Oscillator Period	> <sup>1.0</sup>	1.6	6.0	μs	ADCS<1:0> = 11 (ADRC mode)	
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>		11	_	TAD	Set GO/DONE bit to conversion complete	
AD132*	TACQ	Acquisition Time	<u> </u>	5.0	_	μs		

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.80, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: The ADRES register may be read on the following Tcy cycle.

#### FIGURE 29-12: PIC16F/LF1826/27 A/D CONVERSION TIMING (NORMAL MODE)



#### FIGURE 29-13: PIC16F/LF1826/27 A/D CONVERSION TIMING (SLEEP MODE)



Note 1: If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

#### **TABLE 29-10: COMPARATOR SPECIFICATIONS**

Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).

Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
CM01	Vioff	Input Offset Voltage	_	±7.5	±60	mV	
CM02	VICM	Input Common Mode Voltage	0	_	VDD	V	
CM03	CMRR	Common Mode Rejection Ratio	_	50	_	dB	
CM04	TRESP	Response Time	_	150	400	ns	Note 1
CM05	Тмс2о∨	Comparator Mode Change to Output Valid*	_	_	10	μs	
CM06	CHYSTER	Comparator Hysterisis	_	65	_	m\/	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

#### TABLE 29-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Operating	Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated).								
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments		
DAC01*	CLSB	Step Size <sup>(2)</sup>	_	VDD(32	1	V			
DAC02*	CACC	Absolute Accuracy	— <i>/</i>	> <del>/</del>	J± 1/2	LSb			
DAC03*	CR	Unit Resistor Value (R)	_<<	ĴBD	_	Ω			
DAC04*	CsT	Settling Time <sup>(1)</sup>		<b>/</b>	10	μs			

<sup>\*</sup> These parameters are characterized but not tested.

**Legend:** TBD = To Be Determined

Note 1: Settling time measured while DACR<4:0 transitions from '0000' to '1111'.


#### TABLE 29-12: PIC16F/LF1826/27 LOW DROPOUT (LDO) REGULATOR CHARACTERISTICS:

	Standard Operating Conditions (unless otherwise stated)  Operating temperature -40°C ≤ Tx(≤+125°C)								
Param No.									
LD001		LDO Regulation Voltage	_	3.2	1	V			
LD002		LDO External Capacitor	0.1	_	1	μF			

<sup>\*</sup> These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


FIGURE 29-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



#### **TABLE 29-13: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS**

	Standard Operating Conditions (unless otherwise stated)  Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$									
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions			
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	(F)	<del>√80</del>	ns				
	Clock high to data-out valid	1.8-5.5V	$\mathcal{I}$	100	ns					
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V		45	ns				
		(Master mode)	1.8-5.5V	$\nearrow$	50	ns				
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	_	45	ns				
			1.8-5.5	_	50	ns				

#### FIGURE 29-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 29-14: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)  Operating Temperature -40°C ≤ TA ≤ +125°C								
Param Symbol Characteristic Min. Max. Units Conditions								
US125 TOTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK ↓ (DT hold time)	10	_	ns				
US126 TCKL2DTL	Data-hold after CK ↓ (DT hold time)	15	_	ns				

FIGURE 29-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)




FIGURE 29-17: SPI MASTER MODE TIMING (CKE = 1) SMP = 1)




FIGURE 29-18: SPI SLAVE MODE TIMING (CKE = 0)





FIGURE 29-19: SPI SLAVE MODE TIMING (CKE = 1)




**TABLE 29-15: SPI MODE REQUIREMENTS** 

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	SSx ↓ to SCKx↓ or SCKx↑ input		Tcy		_	ns	
SP71*	TscH	SCKx input high time (Slave mod	de)	Tcy + 20	_	_	ns	
SP72*	TscL	SCKx input low time (Slave mod	e)	Tcy + 20	1	_	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDIx data input to	SCKx edge	100		_	ns	
SP74*	TscH2DIL, TscL2DIL	Hold time of SDIx data input to S	SDIx data input to SCKx edge		_	_	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	_	10	25	ns	
			1.8-5.5V	_	25	50	ns	
SP76*	TDOF	SDOx data output fall time		_	10	25	ns	
SP77*	TssH2DoZ	SSx <sup>↑</sup> to SDOx output high-impe	dance	10	_	50	ns	
SP78*	TscR	SCKx output rise time	3.0-5.5V	_	10	25	ns	
		(Master mode)	1.8-5.5V	_	25	50	ns	
SP79*	TscF	SCKx output fall time (Master mo	ode)	_	10	25	ns	
SP80*	TscH2DoV,	SDOx data output valid after	3.0-5.5V	_	_	50	ns	
	TscL2DoV	SCKx edge	1.8-5.5V	_	_	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDOx data output setup to SCKx edge		Tcy	_	_	ns	
SP82*	TssL2DoV	SDOx data output valid after SS	↓ edge	_	_	50	ns	
SP83*	TscH2ssH, TscL2ssH	SSx ↑ after SCKx edge		1.5Tcy + 40		_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 29-20: I<sup>2</sup>C™ BUS START/STOP BITS TIMING



<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 29-21: I<sup>2</sup>C™ BUS DATA TIMING




TABLE 29-16: I<sup>2</sup>C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	Characteristic		Max.	Units	Conditions
SP100*	THIGH	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy	_	_	
SP101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	I	μs	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy		_	
SP102*	TR	SDAx and SCLx	100 kHz mode	_	1000	ns	
	rise time	rise time	400 kHz mode	20 + 0.1CB	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDAx and SCLx fall	100 kHz mode	_	250	ns	
		time	400 kHz mode	20 + 0.1CB	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250	_	ns	(Note 2)
		time	400 kHz mode	100	_	ns	
SP109*	TAA	Output valid from	100 kHz mode	_	3500	ns	(Note 1)
		clock	400 kHz mode	_		ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
SP111	Св	Bus capacitive loading			400	pF	

<sup>\*</sup> These parameters are characterized but not tested.


- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.
  - 2: A Fast mode (400 kHz) I<sup>2</sup>C™ bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCLx signal. If such a device does stretch the low period of the SCLx signal, it must output the next data bit to the SDAx line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCLx line is released.

**TABLE 29-17: CAP SENSE OSCILLATOR SPECIFICATIONS** 

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	-3	-8	-15	μΑ	
			Medium	-0.8	-1.5	-3	μΑ	
			Low	-0.1	-0.3	-0.4	μΑ	
CS02	Isnk	Current Sink	High	2.5	7.5	14	μΑ	
			Medium	0.6	1.5	2.9	μΑ	
			Low	0.1	0.25	0.6	μΑ	
CS03	VСтн	Cap Threshold			0.8	_	mV	
CS04	VCTL	Cap Threshold		_	0.4	_	mV	
CS05	VCHYST	CAP HYSTERISIS	High	350	525	725	mV	
		(VCTH - VCTL)	Medium	250	375	500	mV	
			Low	175	300	425	mV	

<sup>\*</sup> These parameters are characterized but not tested.

FIGURE 29-22: CAP SENSE OSCILLATOR



<sup>†</sup> Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**NOTES:** 

# 30.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

Graphs and charts are not available at this time.

**NOTES:** 

#### 31.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
  - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
  - MPASM™ Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK™ Object Linker/ MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debugger
  - MPLAB ICD 2
- · Device Programmers
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit™ 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

### 31.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- · A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 31.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 31.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 31.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 31.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

#### 31.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 31.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft® Windows® 32-bit operating system were chosen to best make these features available in a simple, unified application.

#### 31.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 31.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming™ (ICSP™) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

#### 31.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

### 31.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

#### 31.12 PICkit 2 Development Programmer

The PICkit™ 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC™ Lite C compiler, and is designed to help get up to speed quickly using PIC® microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

### 31.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart battery management, Seevall® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

#### 32.0 PACKAGING INFORMATION

#### 32.1 Package Marking Information

18-Lead PDIP




Example



18-Lead SOIC (.300")




Example



20-Lead SSOP



Example



28-Lead QFN/UQFN



Example



Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### 32.2 Package Details

The following sections give the technical details of the packages.

#### 18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

#### 18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		18	•	
Pitch	е		1.27 BSC		
Overall Height	A	_	_	2.65	
Molded Package Thickness	A2	2.05	_	-	
Standoff §	A1	0.10	_	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D		11.55 BSC		
Chamfer (optional)	h	0.25	_	0.75	
Foot Length	L	0.40	_	1.27	
Footprint	L1		1.40 REF	•	
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.20	_	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	_	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-051B

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Υ			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

#### 20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimens	sion Limits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		0.65 BSC		
Overall Height	Α	-	_	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	_	_	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	С	0.09	_	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	_	0.38	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	А3	0.20 REF			
Overall Width	Е	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23	0.30	0.35	
Contact Length	L	0.50	0.55	0.70	
Contact-to-Exposed Pad	K	0.20	_	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

# 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		·

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

#### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

#### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) - 4x4x0.5 mm Body [UQFN]

**ote:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins N			28		
Pitch	е		0.40 BSC		
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.127 REF		
Overall Width	Е		4.00 BSC		
Exposed Pad Width	E2	2.55	2.65	2.75	
Overall Length	D		4.00 BSC		
Exposed Pad Length	D2	2.55	2.65	2.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

**NOTES:** 

# APPENDIX A: DATA SHEET REVISION HISTORY

#### **Revision A**

Original release (06/2009)

#### **Revision B (08/09)**

Revised Tables 5-3, 6-2, 12-2, 12-3; Updated Electrical Specifications; Added UQFN Package; Added SOIC and QFN Land Patterns; Updated Product ID section.

# APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This section provides comparisons when migrating from other similar  $PIC^{\circledR}$  devices to the PIC16F/LF1826/27 family of devices.

# B.1 PIC16F648A to PIC16F/LF1827 TABLE B-1: FEATURE COMPARISON

Feature	PIC16F648A	PIC16F/LF1827
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	4K	4K
Max. SRAM (Bytes)	256	384
Max. EEPROM (Bytes)	256	256
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	4/1
Brown-out Reset	Υ	Y
Internal Pull-ups	RB<7:0>	RB<7:0>, RA5
Interrupt-on-change	RB<7:4>	RB<7:0>, Edge Selectable
Comparator	2	2
AUSART/EUSART	1/0	0/2
Extended WDT	N	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	48 kHz or 4 MHz	31 kHz - 32 MHz
Clock Switching	Y	Y
Capacitive Sensing	N	Y
CCP/ECCP	2/0	2/2
Enhanced PIC16 CPU	N	Y
MSSPx/SSPx	0	2/0
Reference Clock	N	Y
Data Signal Modulator	N	Y
SR Latch	N	Y
Voltage Reference	N	Y
DAC	Υ	Y

**NOTES:** 

#### **INDEX**

Α		EUSART Receive	
A/D		EUSART Transmit	285
Specifications	358	External RC Mode	
Absolute Maximum Ratings		Fail-Safe Clock Monitor (FSCM)	63
AC Characteristics		Generic I/O Port	
Industrial and Extended	351	Interrupt Logic	81
Load Conditions		On-Chip Reset Circuit	
ACKSTAT		Peripheral Interrupt Logic	
ACKSTAT Status Flag		PIC16F/LF1826/27	10, 16
ADC		PWM (Enhanced)	
Acquisition Requirements		Resonator Operation	
Associated registers		Timer0	
Block Diagram		Timer1	
Calculating Acquisition Time		Timer1 Gate 180, 18	. , .
Channel Selection		Timer2/4/6	
Configuration		Voltage Reference	
Configuring Interrupt		Voltage Reference Output Buffer Example	
Conversion Clock		BORCON Register	
Conversion Procedure		BRA	
Internal Sampling Switch (Rss) IMPEDANCE.		Break Character (12-bit) Transmit and Receive	
Interrupts		Brown-out Reset (BOR)	
Operation		Specifications	356
Operation During Sleep		Timing and Characteristics	355
Port Configuration		С	
Reference Voltage (VREF)			
Source Impedance		C Compilers	
Special Event Trigger		MPLAB C18	
Starting an A/D Conversion		MPLAB C30	372
ADCON0 Register		CALL	327
ADCON1 Register		CALLW	
ADDFSR	·	Capacitive Sensing	313
ADDWFC		Associated registers w/ Capacitive Sensing	
ADRESH Register		Specifications	367
ADRESH Register (ADFM = 0)		Capture Module. See Enhanced Capture/Compare/	
ADRESH Register (ADFM = 1)		PWM(ECCP)	
ADREST Register (ADFM = 1)		Capture/Compare/PWM	
ADRESL Register (ADFM = 1)		Capture/Compare/PWM (CCP)	
Alternate Pin Function		Associated Registers w/ Capture	
Analog-to-Digital Converter. See ADC	113	Associated Registers w/ Compare	208
ANSELA Register	120	Associated Registers w/ PWM	
ANSELB Register		Capture Mode	
APFCON0 Register		CCPx Pin Configuration	205
APFCON1 Register		Clock Selection	
Assembler		Compare Mode	
MPASM Assembler	372	CCPx Pin Configuration	
WII AGW AGGETIDICI		Software Interrupt Mode20	
В		Special Event Trigger	
BAUDCON Register	296	Timer1 Mode Selection	)5, 207
BF		Prescaler	205
BF Status Flag		PWM Mode	209
Block Diagram	200, 200	Duty Cycle	
Capacitive Sensing	313	Effects of Reset	212
Block Diagrams		Example PWM Frequencies and	
(CCP) Capture Mode Operation	205	Resolutions, 20 MHZ	211
ADC		Example PWM Frequencies and	
ADC Transfer Function		Resolutions, 32 MHZ	211
Analog Input Model		Example PWM Frequencies and	
CCP PWM		Resolutions, 8 MHz	
Clock Source		Operation in Sleep Mode	
Comparator		Resolution	
Compare		Setup for Operation	212
Crystal Operation		System Clock Frequency Changes	212
Digital-to-Analog Converter (DAC)		PWM Period	210
Signal to / maiog convertor (DAC)		Setup for PWM Operation	212

CCP1CON Register	33, 34	Device Configuration	4
CCPR1H Register	33, 34	Code Protection	
CCPR1L Register		Configuration Word	
CCPTMRS Register		User ID	
CCPxAS Register		Device Overview	
CCPxCON (ECCPx) Register		Digital-to-Analog Converter (DAC)	
CLKRCON Register		Associated Registers	
——————————————————————————————————————		Effects of a Reset	
Clock Accuracy with Asynchronous Operation	294		
Clock Sources	F.4	Operation During Sleep	
External Modes		Specifications	360
EC		E	
HS		<del>-</del>	
LP		ECCP/CCP. See Enhanced Capture/Compare/PWM	
OST	55	EEADR Registers	
RC	56	EEADRH Registers	
XT	54	EEADRL Register	
Internal Modes	56	EEADRL Registers	103
HFINTOSC	57	EECON1 Register103	3, 10
Internal Oscillator Clock Switch Timing	58	EECON2 Register103	3, 106
LFINTOSC		EEDATH Register	104
MFINTOSC		EEDATL Register	104
Clock Switching		EEPROM Data Memory	
CMOUT Register		Avoiding Spurious Write	114
CMxCON0 Register		Write Verify	
CMxCON1 Register		Effects of Reset	
Code Examples	102	PWM mode	211
•	140	Electrical Specifications	
A/D Conversion			55
Changing Between Capture Prescalers		Enhanced Capture/Compare/PWM	201
Initializing PORTA		Timer Resources	
Initializing PORTB		Enhanced Capture/Compare/PWM (ECCP)	
Write Verify		Enhanced PWM Mode	
Writing to Flash Program Memory	112	Auto-Restart	
Comparator		Auto-shutdown	
Associated Registers	163	Direction Change in Full-Bridge Output Mode	
Operation	155	Full-Bridge Application	21
Comparator Module	155	Full-Bridge Mode	
Cx Output State Versus Input Conditions	158	Half-Bridge Application	216
Comparator Specifications	360	Half-Bridge Application Examples	224
Comparators		Half-Bridge Mode	216
C2OUT as T1 Gate	177	Output Relationships (Active-High and	
Compare Module. See Enhanced Capture/		Active-Low)	214
Compare/PWM (ECCP)		Output Relationships Diagram	
CONFIG1 Register	48	Programmable Dead Band Delay	
CONFIG2 Register		Shoot-through Current	
CPSCON0 Register		Start-up Considerations	
		Specifications	
CUSTOMA Register		Enhanced Mid-range CPU	
Customer Change Notification Service		Enhanced Universal Synchronous Asynchronous	'`
Customer Notification Service			201
Customer Support	394	Receiver Transmitter (EUSART)	
D		Errata	
		EUSART	28
DACCON0 (Digital-to-Analog Converter Control 0)		Associated Registers	
Register	152	Baud Rate Generator	
DACCON1 (Digital-to-Analog Converter Control 1)		Asynchronous Mode	
Register	152	12-bit Break Transmit and Receive	30
Data EEPROM Memory		Associated Registers	
Associated Registers	114	Receive	293
Code Protection	114	Transmit	289
Reading	107	Auto-Wake-up on Break	
Writing	107	Baud Rate Generator (BRG)	29
Data Memory	20	Clock Accuracy	
DC and AC Characteristics		Receiver	
DC Characteristics		Setting up 9-bit Mode with Address Detect	
Extended and Industrial	346	Transmitter	
Industrial and Extended		Baud Rate Generator (BRG)	_0
Development Support		Auto Baud Rate Detect	301
		= = 0.000000000000000000000	

Baud Rate Error, Calculating	97
Baud Rates, Asynchronous Modes29	99
Formulas	
High David Data Calact (DDCH Dit)	7
High Baud Rate Select (BRGH Bit)29	
Synchronous Master Mode306, 31	10
Associated Registers	
Receive30	na
Transmit30	
Reception30	8(
Transmission	)6
Synchronous Slave Mode	
Associated Registers	
Receive31	11
Transmit31	10
Reception31	
•	
Transmission31	10
Extended Instruction Set	
ADDFSR	25
7.001 01	
F	
Fail-Safe Clock Monitor6	33
Fail-Safe Condition Clearing6	33
Fail-Safe Detection	
Fail-Safe Operation6	
Reset or Wake-up from Sleep6	33
Firmware Instructions	21
Fixed Voltage Reference (FVR)	
Associated Registers13	
Flash Program Memory10	)3
Erasing11	
Writing	
FSR Register 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3	38
FVRCON (Fixed Voltage Reference Control) Register 13	34
I	
1	
I I <sup>2</sup> C Mode (MSSPx)	
	70
Acknowledge Sequence Timing27	70
Acknowledge Sequence Timing27 Bus Collision	
Acknowledge Sequence Timing	75
Acknowledge Sequence Timing27 Bus Collision	75
Acknowledge Sequence Timing	75 76
Acknowledge Sequence Timing	75 76 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27	75 76 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode	75 76 71 78
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27	75 76 71 78
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode	75 76 71 78
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       0peration       26         Reception       26	75 76 71 78
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26	75 76 71 78
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26	75 76 71 78 32 38 35 36
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26	75 76 71 78 32 38 35 36
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26	75 76 71 78 32 38 35 36 a-
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27	75 76 71 78 32 36 35 36 36 4- 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27	75 76 71 78 62 63 65 66 66 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Multi-Master Bit Information (R/W Bit)       24	75 76 71 78 62 63 65 66 66 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       24	75 76 71 78 62 63 63 63 64 71 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Multi-Master Bit Information (R/W Bit)       24	75 76 71 78 62 63 63 63 64 71 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       7         Transmission       28	75 76 71 78 32 38 35 36 36 47 17 11 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       7         Transmission       25         Sleep Operation       27	75 76 71 78 62 68 65 66 a- 71 71 147
Acknowledge Sequence Timing         27           Bus Collision         27           During a Repeated Start Condition         27           Effects of a Reset         27           I <sup>2</sup> C Clock Rate w/BRG         27           Master Mode         26           Operation         26           Reception         26           Start Condition Timing         264, 26           Transmission         26           Multi-Master Communication, Bus Collision and Arbitration         27           Multi-Master Mode         27           Read/Write Bit Information (R/W Bit)         24           Slave Mode         25           Transmission         25           Sleep Operation         27           Stop Condition Timing         27	75 76 71 78 62 68 65 66 67 71 47
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       7         Transmission       25         Sleep Operation       27	75 76 71 78 62 68 65 66 67 71 47
Acknowledge Sequence Timing         27           Bus Collision         27           During a Repeated Start Condition         27           Effects of a Reset         27           I <sup>2</sup> C Clock Rate w/BRG         27           Master Mode         26           Operation         26           Reception         26           Start Condition Timing         264, 26           Transmission         26           Multi-Master Communication, Bus Collision and Arbitration         27           Multi-Master Mode         27           Read/Write Bit Information (R/W Bit)         24           Slave Mode         25           Transmission         25           Sleep Operation         27           Stop Condition Timing         27	75 76 71 78 62 68 65 66 66 71 71 70 88
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I <sup>2</sup> C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       25         Transmission       25         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       24	75 76 71 78 32 38 35 36 36 71 71 71 70 38 42
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       25         Transmission       26         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       2         Instruction Format       32	75 76 71 78 62 68 65 66 66 71 71 70 88 12 22
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       25         Transmission       25         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Instruction Format       32         Instruction Set       32	75 76 71 78 62 68 65 66 66 71 71 70 81 22 21
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       25         Transmission       26         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       2         Instruction Format       32	75 76 71 78 62 68 65 66 66 71 71 70 81 22 21
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       Transmission       25         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       4         Instruction Format       32         Instruction Set       32         ADDLW       32	75 76 71 78 62 68 65 66 63 71 71 71 70 84 22 21 25
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       Transmission       25         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       4         Instruction Format       32         ADDLW       32         ADDWF       32	75 76 71 78 62 68 65 66 66 71 71 70 70 71 70 71 70 71 72 72 72 73 74 75 75 75 75 76 76 76 76 76 76 76 76 76 76 76 76 76
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       Transmission       25         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       4         Instruction Format       32         ADDLW       32         ADDWF       32         ADDWF       32         ADDWFC       32	75 76 71 78 62 68 66 66 71 71 70 88 12 22 21 22 25 25
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       7         Transmission       25         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       4         Instruction Format       32         ADDLW       32         ADDWF       32         ADDWFC       32         ANDLW       32         ANDLW       32	75 76 71 78 62 63 63 63 63 63 64 71 71 70 71 70 71 71 71 71 71 71 71 71 71 71 71 71 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       Transmission       25         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       4         Instruction Format       32         ADDLW       32         ADDWF       32         ADDWF       32         ADDWFC       32	75 76 71 78 62 63 63 63 63 63 64 71 71 70 71 70 71 71 71 71 71 71 71 71 71 71 71 71 71
Acknowledge Sequence Timing       27         Bus Collision       27         During a Repeated Start Condition       27         During a Stop Condition       27         Effects of a Reset       27         I²C Clock Rate w/BRG       27         Master Mode       26         Operation       26         Reception       26         Start Condition Timing       264, 26         Transmission       26         Multi-Master Communication, Bus Collision and Arbitration       27         Multi-Master Mode       27         Read/Write Bit Information (R/W Bit)       24         Slave Mode       7         Transmission       25         Sleep Operation       27         Stop Condition Timing       27         INDF Register       28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 3         Indirect Addressing       4         Instruction Format       32         ADDLW       32         ADDWF       32         ADDWFC       32         ANDLW       32         ANDLW       32	75 76 71 78 62 63 65 66 63 71 71 70 71 70 71 71 72 72 72 73 75 75 75 75 75 75 75 75 75 75 75 75 75

CALLW	
LSLF	
LSRF	
MOVF	
MOVIW	
MOVLB	
MOVWI	
OPTION	
Reset	
SUBWFB	
TRIS	
BCF	
BSF	
BTFSC	
BTFSSCALL	
CLRF	
CLRW	
CLRWDT	
COMF DECF	
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	
IORWF	
MOVLW	
MOVWF	
NOP	
RETFIE	
RETLW	
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SWAPF	
XORLW	
XORWF	
INTCON Register	87
Internal Oscillator Block	
INTOSC	
Specifications	
Internal Sampling Switch (RSS) IMPEDANCE	
Internet Address	
Interrupt-On-Change	
Associated Registers	
Interrupts	
ADC	
Associated registers w/ Interrupts	
Configuration Word w/ Clock Sources	
Configuration Word w/ PORTA	
Configuration Word w/ Reference Clock Sources	
TMR1	
INTOSC Specifications	352
IOCBF Register	
IOCBN Register	130
IOCBP Register	130

L		PCL and PCLATH	16
LATA Register	110	PCL Register 28, 29, 30, 31, 32, 33, 34, 35, 36	, 37, 38
LATA RegisterLATB Register		PCLATH Register 28, 29, 30, 31, 32, 33, 34, 35, 36	5, 37, 38
Load Conditions		PCON Register	29, 79
LSLF		PICSTART Plus Development Programmer	374
LSRF		PIE1 Register	29, 88
LOIN	529	PIE2 Register	89
M		PIE3 Register	90
Master Synchronous Serial Port. See MSSPx	76	PIE4 Register	9
Internal		Pin Diagram	
MDCARH Register		PIC16F/LF1826/27, 18-pin PDIP/SOIC	3
•		PIC16F/LF1826/27, 28-pin QFN/UQFN	
MDCAN Register		Pinout Descriptions	
MDCON Register		PIC16F/LF1826/27	11
MDSRC Register		PIR1 Register	
Memory Organization		PIR2 Register	
Data		PIR3 Register	
Program		PIR4 Register	
Microchip Internet Web Site		PORTA	
Migrating from other PIC Microcontroller Devices		ANSELA Register	
MOVIW			
MOVLB	330	Associated Registers	
MOVWI		PORTA Register	
MPLAB ASM30 Assembler, Linker, Librarian	372	Specifications	
MPLAB ICD 2 In-Circuit Debugger	373	PORTA Register	
MPLAB ICE 2000 High-Performance Universal In-C	ircuit Em-	PORTB	123
ulator		Additional Pin Functions	
MPLAB Integrated Development Environment Softw	are 371	Weak Pull-up	
MPLAB PM3 Device Programmer		ANSELB Register	
MPLAB REAL ICE In-Circuit Emulator System		Associated Registers	127
MPLINK Object Linker/MPLIB Object Librarian		Interrupt-on-Change	123
MSSPx		P1B/P1C/P1D.See Enhanced Capture/Compare	
SPI Mode		(ECCP+)	
SSPxBUF Register		Pin Descriptions and Diagrams	
		PORTB Register	
SSPxSR Register	231	PORTB Register	
0		Power-Down Mode (Sleep)	
OPCODE Field Descriptions	221	Associated Registers	
		Power-up Time-out Sequence	
OPTION Posistor		Power-up Timer (PWRT)	
OPTION Register		Specifications	
OSCCON Register	05	PR2 Register	
Oscillator	0.7	Precision Internal Oscillator Parameters	
Associated Registers			
Oscillator Module		Program Memory	
EC		Map and Stack (PIC16F/LF1826)	
HS	53	Map and Stack (PIC16F/LF1826/27)	
INTOSC	53	Programming, Device Instructions	
LP	53	PSTRxCON Register	226
RC	53	PWM (ECCP Module)	
XT	53	PWM Steering	
Oscillator Parameters	352	Steering Synchronization	228
Oscillator Specifications	351	PWM Mode. See Enhanced Capture/Compare/PWM.	213
Oscillator Start-up Timer (OST)		PWM Steering	226
Specifications	356	PWMxCON Register	225
Oscillator Switching		D	
Fail-Safe Clock Monitor	63	R	
Two-Speed Clock Start-up		RCREG	292
OSCSTAT Register		RCREG Register	31
<u> </u>		RCSTA Register	
OSCTUNE Register	07	Reader Response	
P		Read-Modify-Write Operations	
	oro/D\\/\\	Reference Clock	
P1A/P1B/P1C/P1D.See Enhanced Capture/Comp		Associated Registers	
(ECCP)			
Packaging		Register  PCREC Register	201
Marking		RCREG Register	302
PDIP Details	376	Registers	444
		ADCON0 (ADC Control 0)	141

ADCON1 (ADC Control 1)	142	SSPxADD (MSSPx Address and Baud Rate,	
ADRESH (ADC Result High) with ADFM = 0)	143	l <sup>2</sup> C Mode)	283
ADRESH (ADC Result High) with ADFM = 1)	144	SSPxCON1 (MSSPx Control 1)	280
ADRESL (ADC Result Low) with ADFM = 0)	143	SSPxCON2 (SSPx Control 2)	28 <sup>2</sup>
ADRESL (ADC Result Low) with ADFM = 1)	144	SSPxCON3 (SSPx Control 3)	282
ANSELA (PORTA Analog Select)	120	SSPxMSK (SSPx Mask)	283
ANSELB (PORTB Analog Select)	126	SSPxSTAT (SSPx Status)	
APFCON0 (Alternate Pin Function Control 0)	116	STATUS	2
APFCON1 (Alternate Pin Function Control 1)	116	T1CON (Timer1 Control)	183
BAUDCON (Baud Rate Control)		T1GCON (Timer1 Gate Control)	184
BORCON Brown-out Reset Control)	75	TRISA (Tri-State PORTA)	118
CCPTMRS (CCP Timers Control)	204	TRISB (Tri-State PORTB)	
CCPxAS (CCPx Auto-Shutdown Control)		TxCON	
CCPxCON (ECCPx Control)		TXSTA (Transmit Status and Control)	
CLKRCON (Reference Clock Control)		WDTCON (Watchdog Timer Control)	
CMOUT (Comparator Output)		WPUB (Weak Pull-up PORTB)	
CMxCON0 (Cx Control)		Reset	
CMxCON1 (Cx Control 1)		Brown-Out Reset (BOR)	
Configuration Word 1		MCLR	
Configuration Word 2		Power-on Reset (POR)	
CPSCON0 (Capacitive Sensing Control Register 0		Stack Overflow/Underflow	
CPSCON1 (Capacitive Sensing Control Register 1		Watchdog Timer (WDT) Reset	
DACCONO	,	Reset Instruction	
DACCON1		Resets	
EEADRL (EEPROM Address)		Associated Registers	80
EECON1 (EEPROM Control 1)		Revision History	
EECON2 (EEPROM Control 2)		•	500
EEDATH (EEPROM Data)		S	
EEDATI (EEPROM Data)		Shoot-through Current	224
FVRCON		Software Simulator (MPLAB SIM)	
INTCON (Interrupt Control)		SPBRG	
IOCBF (Interrupt-on-Change Flag)		SPBRG Register	
, , ,		SPBRGH	
IOCBN (Interrupt-on-Change Negative Edge) IOCBP (Interrupt-on-Change Positive Edge)		Special Event Trigger	
		Special Function Registers (SFRs)	
LATA (Data Latch PORTA)		SPI Mode (MSSPx)	20
LATB (Data Latch PORTB) MDCARH (Modulation High Carrier Control	124	Associated Registers	24.
	100	SPI Clock	
Register) MDCARL (Modulation Low Carrier Control	190	SR Latch	
Register)	100	Associated registers w/ SR Latch	
MDCON (Modulation Control Register)		SRCON0 Register	
` ,		SRCON1 Register	
MDSRC (Modulation Source Control Register) OPTION_REG (OPTION)		SSP1ADD Register	
OSCCON (Oscillator Control)		SSP1BUF Register	
OSCSTAT (Oscillator Status)		SSP1CON Register	
		SSP1CON2 Register	
OSCTUNE (Oscillator Tuning)		SSP1CON3 Register	
PCON (Power Control)			
PCON (Power Control)		SSP1MSK Register	
PIE1 (Peripheral Interrupt Enable 1)		SSP1STAT Register	
PIE2 (Peripheral Interrupt Enable 2)		SSP2ADD Register	
PIE3 (Peripheral Interrupt Enable 3)		SSP2BUF Register	
PIE4 (Peripheral Interrupt Enable 4)		SSP2CON3 Register	
PIR1 (Peripheral Interrupt Register 1)		SSP2CON2 Register	
PIR2 (Peripheral Interrupt Request 2)		SSP2CON3 Register	
PIR3 (Peripheral Interrupt Request 3)		SSP2MSK Register	
PIR4 (Peripheral Interrupt Request 4)		SSP2STAT Register	
PORTA		SSPxADD Register	
PORTB		SSPxCON1 Register	
PSTRxCON (PWM Steering Control)		SSPxCON2 Register	
PWMxCON (Enhanced PWM Control)		SSPxCON3 Register	
RCSTA (Receive Status and Control)		SSPxMSK Register	
Special Function, Summary		SSPxOV	
SRCON0 (SR Latch Control 0)		SSPxOV Status Flag	
SRCON1 (SR Latch Control 1)	168	SSPxSTAT Register	
		R/W Bit	
		Stack	40

Accessing	40	Clock Timing	
Reset	42	Comparator Output	
Stack Overflow/Underflow	76	Enhanced Capture/Compare/PWM (ECCP)	. 357
STATUS Register	21	Fail-Safe Clock Monitor (FSCM)	64
SUBWFB	333	First Start Bit Timing	
т		Full-Bridge PWM Output	
		Half-Bridge PWM Output216,	
T1CON Register2		I <sup>2</sup> C Bus Data	
T1GCON Register		I <sup>2</sup> C Bus Start/Stop Bits	
T2CON Register		I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)	
Thermal Considerations		I <sup>2</sup> C Master Mode (7-Bit Reception)	. 269
Timer0		I <sup>2</sup> C Stop Condition Receive or Transmit Mode	. 271
Associated Registers		INT Pin Interrupt	85
Operation		Internal Oscillator Switch Timing	59
Specifications	357	PWM Auto-shutdown	. 223
Timer1		Firmware Restart	. 223
Associated registers	185	PWM Direction Change	. 219
Asynchronous Counter Mode	177	PWM Direction Change at Near 100% Duty Cycle	. 220
Reading and Writing	177	PWM Output (Active-High)	. 214
Clock Source Selection	176	PWM Output (Active-Low)	. 215
Interrupt	179	Repeat Start Condition	. 265
Operation	176	Reset Start-up Sequence	
Operation During Sleep	179	Reset, WDT, OST and Power-up Timer	
Oscillator	177	Send Break Character Sequence	
Prescaler	177	SPI Master Mode (CKE = 1, SMP = 1)	
Specifications	357	SPI Mode (Master Mode)	
Timer1 Gate		SPI Slave Mode (CKE = 0)	
Selecting Source	177	SPI Slave Mode (CKE = 1)	
TMR1H Register	175	Synchronous Reception (Master Mode, SREN)	
TMR1L Register		Synchronous Transmission	
Timer2		Synchronous Transmission (Through TXEN)	
Associated registers	190	Timer0 and Timer1 External Clock	
Timer2/4/6		Timer1 Incrementing Edge	
Associated registers		Two Speed Start-up	
Timers	100	USART Synchronous Receive (Master/Slave)	
Timer1		USART Synchronous Transmission (Master/Slave).	
T1CON	183	Wake-up from Interrupt	
T1GCON		Timing Diagrams and Specifications	00
Timer2/4/6		PLL Clock	352
TxCON	189	Timing Parameter Symbology	
Timing Diagrams	100	Timing Parameter Symbology	. 550
A/D Conversion	350	I <sup>2</sup> C Bus Data	266
A/D Conversion (Sleep Mode)		SPI Mode	
Acknowledge Sequence		TMR0 Register	
Asynchronous Reception			
Asynchronous Transmission		TMR1H Register	
Asynchronous Transmission (Back to Back)		TMR1L Register	
Auto Wake-up Bit (WUE) During Normal Operation		TMR2 Register	
,		TRIS	
Auto Wake-up Bit (WUE) During Sleep		TRISA Register	,
Automatic Baud Rate Calibration		TRISB	
Baud Rate Generator with Clock Arbitration	203	TRISB Register	
BRG Reset Due to SDA Arbitration During Start	074	Two-Speed Clock Start-up Mode	
Condition		TXCON (Timer2/4/6) Register	
Brown-out Reset (BOR)		TxCON Register	
Brown-out Reset Situations	75	TXREG	
Bus Collision During a Repeated Start Condition		TXREG Register	
(Case 1)	275	TXSTA Register31,	
Bus Collision During a Repeated Start Condition	0==	BRGH Bit	. 297
(Case 2)		U	
Bus Collision During a Start Condition (SCL = 0)			
Bus Collision During a Stop Condition (Case 1)		USART	
Bus Collision During a Stop Condition (Case 2)	276	Synchronous Master Mode	
Bus Collision During Start Condition (SDA only)	273	Requirements, Synchronous Receive	. 361
Bus Collision for Transmit and Acknowledge		Requirements, Synchronous Transmission	. 361
CLKOUT and I/O	353	Timing Diagram, Synchronous Receive	. 361
Clock Synchronization	260	Timing Diagram, Synchronous Transmission	. 361

#### ٧

VREF. SEE ADC Reference Voltage

#### W

303
98
76
100
356
263, 266, 268, 270
263, 266, 268, 270
101
119, 125
51
394
7

NOTES:

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

RE:	Reader Response	Total Pages Sent
Froi	Company	FAV: /
App	olication (optional):	FAX: ()
	uld you like a reply?YN	
Dev	rice: PIC16F/LF1826/27	Literature Number: DS41391B
Que	estions:	
1.	What are the best features of this do	ocument?
2.	How does this document meet your	hardware and software development needs?
3.	Do you find the organization of this o	document easy to follow? If not, why?
4.	What additions to the document do y	you think would enhance the structure and subject?
5.	What deletions from the document of	could be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading	information (what and where)?
7	Llauren de la companya Abia da comp	2040
7.	How would you improve this docume	311( f

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X /XX XXX	Examples:
Device:  Temperature Range:  Package:	Temperature Range Pattern Range  PIC16F1826 <sup>(1)</sup> , PIC16F1827 <sup>(1)</sup> , PIC16F1826T <sup>(2)</sup> , PIC16F1827T <sup>(2)</sup> ;  VDD range 1.8V to 5.5V PIC16LF1826 <sup>(1)</sup> , PIC16LF1827 <sup>(1)</sup> , PIC16LF1826T <sup>(2)</sup> , PIC16LF1827T <sup>(2)</sup> ;  VDD range 1.8V to 3.6V  I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)  ML = Micro Lead Frame (QFN) 6x6 MV = Micro Lead Frame (UQFN) 4x4 P = Plastic DIP	a) PIC16F1826 - I/ML 301 = Industrial temp., QFN package, Extended VDD limits, QTP pattern #301. b) PIC16F1826 - I/P = Industrial temp., PDIP package, Extended VDD limits. c) PIC16F1827 - E/SS= Extended temp., SSOP package, normal VDD limits.
Pattern:	SO = SOIC SS = SSOP  QTP, SQTP, Code or Special Requirements (blank otherwise)	2: T = in tape and reel SOIC, SSOP, and QFN/UQFN packages only.



#### WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4444

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham

Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09