

# Laboratory 2:

## FINITE STATE MACHINES

### OBJECTIVES

- Getting to know how to describe finite state machine (FSM) using variety styles of System Verilog code (logic expressions/ behavioral expressions/ shift registers).
- Design and implement digital circuits using FSM.
- Download the circuit into the FPGA chip and test its functionality.

### PREPARATION FOR LAB 2

- Finish Pre Lab 2 at home.
- Students have to simulate all the exercises in Pre Lab 2 at home. All results (codes, waveform, RTL viewer, ... ) have to be captured and submitted to instructors prior to the lab session.  
*If not, students will not participate in the lab and be considered absent this session.*

### REFERENCE

1. Intel FPGA training



# Laboratory 2:


## FINITE STATE MACHINES

### EXPERIMENT 1

**Objective:** Know how to implement a FSM circuit and download the circuit into the FPGA chip.

**Requirement:** Implement a FSM that recognizes two specific sequences of applied input symbols, namely four consecutive 1s or four consecutive 0s. There is an input w and an output z. Whenever  $w = 1$  or  $w = 0$  for four consecutive clock pulses the value of z has to be 1; otherwise,  $z = 0$ . Overlapping sequences are allowed, so that if  $w = 1$  for five consecutive clock pulses the output z will be equal to 1 after the fourth and fifth pulses.

Figure 1 illustrates the required relationship between w and z. And the state diagram for this FSM is shown in Figure 2.



*Figure 1: Required timing for the output z.*

**Instruction:**

Students derive an FSM circuit that implements this state diagram, including the logic expressions that feed each of the state flip-flops. Using 9 state flip-flops called  $y_8, \dots, y_0$  and the one-hot state assignment given in Table 1.



# Laboratory 2: FINITE STATE MACHINES




Figure 2: A state diagram for the FSM

Name	State Code								
	$y_8$	$y_7$	$y_6$	$y_5$	$y_4$	$y_3$	$y_2$	$y_1$	$y_0$
A	0	0	0	0	0	0	0	0	1
B	0	0	0	0	0	0	0	1	0
C	0	0	0	0	0	0	1	0	0
D	0	0	0	0	0	1	0	0	0
E	0	0	0	0	1	0	0	0	0
F	0	0	0	1	0	0	0	0	0
G	0	0	1	0	0	0	0	0	0
H	0	1	0	0	0	0	0	0	0
I	1	0	0	0	0	0	0	0	0

Table 1: One-hot codes for the FSM

1. Create a new Quartus project for your circuit.
2. Follow FSM circuit designed in exercise - Pre-Lab 2, write a System Verilog file that instantiates the nine flip-flops in the circuit and which specifies the logic expressions that drive the flip-flops input ports.
3. Use the toggle switch SW0 as an active-low synchronous reset input for the FSM, use SW1 as the  $w$  input, and the pushbutton KEY0 as the clock input which is applied manually. Use the red light LEDR9 as the output  $z$ , and assign the state flip-flop outputs to the red lights LEDR8 to LEDR0.
4. Compile the project, and then download the resulting circuit into the FPGA chip. Test the functionality of your design by applying the input sequences and observing the output LEDs. Make sure that the FSM properly transitions between states as displayed on the red LEDs, and that it produces the correct output values on LEDR9.



## Laboratory 2:

# FINITE STATE MACHINES

5. It is often desirable to set all flip-flop outputs to the value 0 in the reset state. Table 2 shows a modified one-hot state assignment in which the reset state, A, uses all 0s. Create a modified version of your System Verilog code that implements this state assignment. Compile your new circuit and test it.

Name	State Code
	$y_8y_7y_6y_5y_4y_3y_2y_1y_0$
A	000000000
B	000000011
C	000000101
D	000001001
E	000010001
F	000100001
G	001000001
H	010000001
I	100000001

*Table 2: Modified one-hot codes for the FSM*

**Check:** Your report has to show two results:

- The waveform to prove the circuit works correctly.
- The result of RTL viewer.



# Laboratory 2:

## FINITE STATE MACHINES

### EXPERIMENT 2

**Objective:** Know how to implement a FSM circuit using System Verilog behavioral expressions and download the circuit into the FPGA chip..

**Requirement:** Implement the FSM given in experiment 1, using another style of System Verilog code. Use a Verilog CASE statement in a ALWAYS block, and use another ALWAYS block to instantiate the state flip-flops. You can use a third ALWAYS block or simple assignment statements to specify the output z. To implement the FSM, use four state flip-flops  $y_3, \dots, y_0$  and binary codes, as shown in Table 3.

Name	State Code
	$y_3y_2y_1y_0$
<b>A</b>	0000
<b>B</b>	0001
<b>C</b>	0010
<b>D</b>	0011
<b>E</b>	0100
<b>F</b>	0101
<b>G</b>	0110
<b>H</b>	0111
<b>I</b>	1000

*Table 3: Binary codes for the FSM*

**Instruction:**


1. Create a new Quartus project for your circuit.
2. Use the same switches, pushbuttons, and lights that were used in previous experiments.
3. It is necessary to explicitly tell the Synthesis tool in Quartus that you wish to have the finite state machine implemented using the state assignment specified in your Verilog code. If you do not explicitly give this setting to Quartus, the Synthesis tool will automatically use a state assignment of its own choosing, and it will ignore the state codes specified in your Verilog code. To make this setting, choose **Assignments > Settings** in Quartus, and click on the **Compiler Settings** item on the left side of the window, then click on the **Advanced**



## Laboratory 2:

# FINITE STATE MACHINES

**Settings (Synthesis)** button. As indicated in Figure 3, change the parameter **State Machine Processing** to the setting **User-Encoded**.



*Figure 3: Specifying the state assignment method in Quartus.*

4. Compile your project.

Examine the circuit produced by Quartus open the **RTL Viewer** tool. Double-click on the box shown in the circuit that represents the finite state machine, and determine whether the state diagram that it shows properly corresponds to the one in Figure 2.

To see the state codes used for your FSM: open the **Compilation Report** ➤ **Analysis & Synthesis** section ➤ **State Machines**.

5. Download the circuit into the FPGA chip and test its functionality.
6. Change the setting for **State Machine Processing** from **User-Encoded** to **One-Hot**.  
Recompile the circuit and then open the report file, select the **Analysis and Synthesis**



## Laboratory 2:

# FINITE STATE MACHINES

section of the report, and click on **State Machines**. Compare the state codes shown to those given in Table 2, and discuss any differences that you observe.

**Check:** Your report has to show two results:

The code:

```
module lab2ex2 (
    input clock,
    input reset,
    input w,
    output z
);
wire dA,dB,dC,dD,dE,dF,dG,dH,dI,qA,qB,qC,qD,qE,qF,qG,qH,qI;
D_FF mot (
    .clk(clock),
    .reset_n(reset),
    .q(qA),
    .d(dA)
);
D_FF hai (
    .clk(clock),
    .reset_n(reset),
    .q(qB),
    .d(dB)
);
D_FF ba(
    .clk(clock),
    .reset_n(reset),
    .q(qC),
    .d(dC)
);
D_FF bon(
    .clk(clock),
    .reset_n(reset),
    .q(qD),
    .d(dD)
);
D_FF nam(
    .clk(clock),
    .reset_n(reset),
    .q(qE),
    .d(dE)
);
D_FF sau(
    .clk(clock),
    .reset_n(reset),
    .q(qF),
```



## Laboratory 2:

# FINITE STATE MACHINES

```

        .d(dF)
    );
    D_FF bay(
        .clk(clock),
        .reset_n(reset),
        .q(qG),
        .d(dG)
    );
    D_FF tam(
        .clk(clock),
        .reset_n(reset),
        .q(qH),
        .d(dH)
    );
    D_FF chin(
        .clk(clock),
        .reset_n(reset),
        .q(qI),
        .d(dI)
    );
    assign dA = 1'b1;
    assign dB = (!qA & !w) | (qF & !w) | (qG & !w) | (qH & !w) | (qI & !w);
    assign dC = (qB & !w);
    assign dD = (qC & !w);
    assign dE = (qD & !w) | (qE & !w);
    assign dF = (qE & w) | (qD & w) | (qC & w) | (qB & w) | (!qA & w);
    assign dG = (qF & w);
    assign dH = (qG & w);
    assign dI = (qH & w) | (qI & w);
    assign z = qE | qI;
endmodule
module D_FF(
    input clk,
    input reset_n,
    input d,
    output q
);

always_ff @(posedge clk or negedge reset_n) begin
    if (reset_n==0) begin
        q<=0;
    end
    else begin
        q<=d;
    end
end
end

```






# Laboratory 2:


## FINITE STATE MACHINES

endmodule

- The waveform to prove the circuit works correctly.



- The result of RTL viewer.




# Laboratory 2:

## FINITE STATE MACHINES

### EXPERIMENT 3

**Objective:** Know how to implement sequence detector using shift registers.

**Requirement:** Create System Verilog code that instantiates two 4-bit shift registers; one is for recognizing a sequence of four 0s, and the other for four 1s. Include the appropriate logic expressions in your design to produce the output z.



*Figure 4: Sequence detector using shift registers.*

**Instruction:**

1. Create a new Quartus project for your circuit.
  2. Use the same switches, pushbuttons, and lights that were used in previous experiments.
  3. Compile your project. Download the circuit into the FPGA chip and test its functionality.  
Observe the behavior of your shift registers and the output z.
- ❖ Could you use just one 4-bit shift shift register, rather than two? Explain your answer

**Check:** Your report has to show two results:

**The code include 3 module**

**- shiftreg1**

```
module shiftreg1(  
  
    input clk,  
    input reset,  
    input data_in,  
    output reg [3:0] data_out  
);  
reg [3:0] shifter;  
always @(posedge clk) begin: shift1bit  
    if (!reset)  
        shifter <= 4'b0;  
    else  
        shifter <= {data_in, shifter[3:1]};  
    end  
assign data_out = shifter;  
endmodule
```

**- Connect**

```
module connect(  

```

**Department of Electronics**

*Digital Design Laboratory (Advanced Program)*

Page | 10



## Laboratory 2:

# FINITE STATE MACHINES


```
        input [3:0] a,
        input [3:0] b,
        output p,q
    );
    assign p = (a[3]&a[2]&a[1]&a[0])|(~(b[3]|b[2]|b[1]|b[0]));
    assign q = a[3]&a[2]&a[1]&a[0];
endmodule
- Lab2ex3
module lab2ex3(
    input clk,
    input reset,
    input w,
    output [3:0] c,
    output [3:0] d,
    output z,q
);
    shiftreg1 r1(
        .clk(clk),
        .reset(reset),
        .data_in(w),
        .data_out(c)
    );
    shiftreg1 r2(
        .clk(clk),
        .reset(reset),
        .data_in(w),
        .data_out(d)
    );
    connect m1(
        .a(c),
        .b(d),
        .p(z),
        .q(q)
    );
Endmodule
```

- The waveform to prove the circuit works correctly.




# Laboratory 2:

## FINITE STATE MACHINES



➤ The result of RTL viewer.



# Laboratory 2:

## FINITE STATE MACHINES

### EXPERIMENT 4


**Objective:** Know how to implement a digital circuit using an FSM.

**Requirement:** The Morse code uses patterns of short and long pulses to represent a message. Each letter is represented as a sequence of dots (a short pulse), and dashes (a long pulse). For example, the first eight letters of the alphabet have the following representation:

A • —  
B — • • •  
C — • — •  
D — • •  
E •  
F • • — •  
G — — •  
H • • • •

Design and implement a Morse-code encoder circuit using an FSM. The circuit take as input one of the first eight letters of the alphabet and display the Morse code for it on LEDs.

A high-level schematic diagram of a possible circuit for the Morse-code encoder is shown in Figure 5.



*Figure 5: High-level schematic diagram for the Morse-code encoder.*



# Laboratory 2:

## FINITE STATE MACHINES

### Instruction:

1. Filling this suggested skeleton of the VHDL code:

```
module part4 (SW, CLOCK_50, KEY, LEDR);

    /***
    /***  DECLARATIONS  ***/
    /***

    // FSM State Table
    always @(...)
    begin: state_table
        ...
    end // state_table

    // FSM State flip-flops

    always @(posedge Clock)
        ...
    // FSM outputs
    // turn on the Morse code light in the states below
    assign light_on = ... ;
    // specify when to load the Morse code into the shift register, and length into the counter
    assign load_regs = ...;
    // specify when to shift the Morse code bits and decrement the length counter
    assign shift_and_count = ...;

    /* Create an enable signal that is asserted once every second. */
    modulo_counter ...;

    /* Letter selection */
    always @(*)
    case (SW)
        A_SW: begin morse_code = ... ; morse_length = ... ; end
        ...
        ...

    endcase

    /* Store the Morse code to be sent in a shift register, and its length in a counter */
    always@(posedge CLOCK_50)
    begin
        /* if Reset = 0 then data = size = 0; otherwise, if load = 1 then data = morse_code and size =
        morse_length; if shift = 1 then data[2:0]= data[3:1]) & data[3] = 1'b0 and size = size - 1'b1 */
    endmodule

module modulo_counter(...);
    ...
endmodule
```



## Laboratory 2:

# FINITE STATE MACHINES

2. Create a new Quartus project for your circuit.
3. Use switches SW2 – SW0 and pushbuttons KEY1 – KEY0 as inputs. When a user presses KEY1, the circuit should display the Morse code for a letter specified by SW<sub>2-0</sub>, using a LEDR0 to represent dots, and LEDR1 to represent dashes. Each LED will be on for half of a second. Pushbutton KEY0 should function as an asynchronous reset.
4. Compile your project. Download the circuit into the FPGA chip and test its functionality.

**Check:** Your report has to show two results:

**The code: This code include 5 module : length\_counter, letter\_selection, shift\_right\_1bit, FSM\_block ( already include half\_sec\_counter) , connect\_all\_block.**

```
- Length counter :
module length_counter(
    input [3:0]Data,
    input Enable,
    input Load,
    output [2:0] Morse_length
);
    reg[2:0] length;
    reg[2:0] length_new;
    reg [3:0] store;
    always_comb begin: khoi3
        case (Data)
            4'b0010: length <= 3'b010;
            4'b0111: length <= 3'b100;
            4'b0101: length <= 3'b100;
            4'b0011: length <= 3'b011;
            4'b0001: length <= 3'b001;
            4'b1101: length <= 3'b100;
            4'b0001: length <= 3'b100;
            4'b1111: length <= 3'b100;
            default: length <= 3'b010;
        endcase
    end
    always @(*) begin
        if (Load)
            store <= length;
        if (Enable)
            length_new <= store;
        end
    end
```



## Laboratory 2:

# FINITE STATE MACHINES

```
assign Morse_length = length_new;
```

```
endmodule
```

- **Letter\_selection**

```
module letter_selection (  
input [2:0] letter,  
output [3:0] morse_code,  
input reset,  
input key1
```

```
);  
logic [3:0] a1;
```

```
always @(posedge key1 or posedge reset) begin : khi  
if (reset) a1 <= 4'b0000;  
else begin  
case (letter)  
0: a1 <= 4'b0010;  
1: a1 <= 4'b0111;  
2: a1 <= 4'b0101;  
3: a1 <= 4'b0011;  
4: a1 <= 4'b0001;  
5: a1 <= 4'b1101;  
6: a1 <= 4'b0001;  
7: a1 <= 4'b1111;  
default: a1 <= 4'b0010;  
endcase  
end  
end
```

```
assign morse_code = a1;  
endmodule
```

- **shift\_right\_1bit**

```
module shift_right_1bit (input enable,  
input load,  
input[3:0]data_in,  
output data_out);
```

```
reg [3:0] shifter;  
logic [3:0] motbit;  
always @(posedge load or posedge enable) begin  
if (load==1)  
shifter <= data_in;
```





## Laboratory 2:

# FINITE STATE MACHINES

```
else if (enable)
    shifter <= { 1'b0, shifter[3:1] };
end
assign data_out = shifter [0];
endmodule
```

### - FSM\_block

```
module half_sec(
    input clk,
    output enable);
    logic [5:0] counter;
    wire a0;

    always @(posedge clk) begin: periodic
        if (counter == 10 ) begin
            counter <= 0;
            a0 <= 1;
        end else begin
            counter <= counter + 1;
            a0 <= 0;
        end
    end
    assign enable = a0;
endmodule
```

```
module FSM_block (
    input logic key,
    input clk,
    input [2:0] letter_sel,
    input logic [2:0] length,
    input logic data_from_shift_register,
    output LEDR0,
    output load_sys,
    output enable_sys,
    //output half_sec_pulse,
    output LEDR1
);
    logic [3:0] counter;
    reg [3:0] i;
    logic a1;
    logic half_sec_signal;
```



## Laboratory 2:

# FINITE STATE MACHINES

```
typedef enum logic [2:0] { A,B,C,D,E,F,G,H} state_e;
state_e letter;
//state_e next_letter;
half_sec (
.clk(clk),
.enable(half_sec_signal)
);
always @(posedge key)
i<= 1'b0;

always @(*)begin
if (key==1 || i>=length)
a1<=1'b1;
else a1 <=1'b0;
end

always @( negedge half_sec_signal ) begin
//letter <= letter_sel;
case (letter_sel)

A: begin
if(i<=length) begin
//a1<= 1'b0;
if(data_from_shift_register ==1) begin
if (half_sec_signal==0) begin
//if ( half_sec_signal ==0 ) begin
LEDR1 <= 1'b1;
LEDR0 <= 1'b0;
end
else if ( half_sec_signal==1) begin
LEDR0 <= 1'b0;
LEDR1 <= 1'b0;
i <= i+1;
//if (i>=length) a1<= 1'b1;
end
end
end
else if(data_from_shift_register==0) begin
if( half_sec_signal ==0) begin
//if ( half_sec_signal ==0 ) begin
LEDR1 <= 1'b0;
LEDR0 <= 1'b1;
```



## Laboratory 2:

# FINITE STATE MACHINES

```

        end
        else if ( half_sec_signal ==1) begin
            LEDR0 <= 1'b0;
            LEDR1 <= 1'b0;
            i <= i+1;
            //if (i>=length) a1<= 1'b1;
        end
    end //else if( i>=length) a1<= 1'b1;

end
B: begin
if(i<=length) begin
//a1<= 1'b0;

        if(data_from_shift_register==1) begin
//
            always @(negedge half_sec_signal) begin
                if ( half_sec_signal ==0 ) begin
                    LEDR1 <= 1'b1;
                    LEDR0 <= 1'b0;
                end else begin
                    LEDR0 <= 1'b0;
                    LEDR1 <= 1'b0;
                    i <= i+1;
                end
            end
        end
        else if(data_from_shift_register==0) begin
//
            always @(negedge half_sec_signal)
                if ( half_sec_signal ==0 ) begin
                    LEDR1 <= 1'b0;
                    LEDR0 <= 1'b1;
                end else begin
                    LEDR0 <= 1'b0;
                    LEDR1 <= 1'b0;
                    i <= i+1;
                end
            end
        end //else a1<= 1'b1;

end
C: begin
if(i<=length) begin
//a1<= 1'b0;

        if(data_from_shift_register==1) begin
//
            always @(negedge half_sec_signal) begin
                if ( half_sec_signal ==0 ) begin
                    LEDR1 <= 1'b1;

```



## Laboratory 2:

# FINITE STATE MACHINES

```

                                LEDR0 <= 1'b0;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;
                                    end
                                end
                                else if(data_from_shift_register==0) begin
//                                always @(negedge half_sec_signal)
begin

                                if ( half_sec_signal ==0 ) begin
                                    LEDR1 <= 1'b0;
                                    LEDR0 <= 1'b1;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;
                                    end
                                end

                                end //else a1<= 1'b1;

                                end
                                D: begin
                                if(i<=length) begin
                                //a1<= 1'b0;

                                if(data_from_shift_register==1) begin
//                                always @(negedge half_sec_signal) begin
                                if ( half_sec_signal ==0 ) begin
                                    LEDR1 <= 1'b1;
                                    LEDR0 <= 1'b0;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;
                                    end
                                end
                                else if(data_from_shift_register==0) begin
//                                always @(negedge half_sec_signal)
begin

                                if ( half_sec_signal ==0 ) begin
                                    LEDR1 <= 1'b0;
                                    LEDR0 <= 1'b1;
                                end else begin
                                    LEDR0 <= 1'b0;

```



## Laboratory 2:

# FINITE STATE MACHINES

```

                                LEDR1 <= 1'b0;
                                i <= i+1;
                                end
                                end

                                end //else a1<= 1'b1;
                                end

/*                                A: if(i<=length) begin
if(data_from_shift_register==1) begin
//                                always @(negedge half_sec_signal) begin
                                if ( half_sec_signal ==0 ) begin
                                    LEDR0 <= 1'b1;
                                    LEDR1 <= 1'b0;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;
                                    end
                                    end
                                else if(data_from_shift_register==0) begin
//                                always @(negedge half_sec_signal)
begin
                                if ( half_sec_signal ==0 ) begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b1;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;
                                    end
                                    end

                                end
                                end */

E: begin
if(i<=length) begin
//a1<= 1'b0;

//                                if(data_from_shift_register==1) begin
                                always @(negedge half_sec_signal) begin
                                    if ( half_sec_signal ==0 ) begin
                                        LEDR1 <= 1'b1;
                                        LEDR0 <= 1'b0;
                                    end else begin
                                        LEDR1 <= 1'b0;
                                        LEDR0 <= 1'b1;
                                    end
                                end
                                end

```



## Laboratory 2:

# FINITE STATE MACHINES

```

                                LEDR0 <= 1'b0;
                                LEDR1 <= 1'b0;
                                i <= i+1;
                                end
                                end
                                else if(data_from_shift_register==0) begin
//                                always @(negedge half_sec_signal)
begin
                                if ( half_sec_signal ==0 ) begin
                                    LEDR1 <= 1'b0;
                                    LEDR0 <= 1'b1;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;
                                    end
                                end

                                end //else a1<= 1'b1;
                                end

                                F: begin
                                if(i<=length) begin
                                //a1<= 1'b0;

                                if(data_from_shift_register==1) begin
//                                always @(negedge half_sec_signal) begin
                                if ( half_sec_signal ==0 ) begin
                                    LEDR1 <= 1'b1;
                                    LEDR0 <= 1'b0;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;
                                    end
                                end

                                else if(data_from_shift_register==0) begin
//                                always @(negedge half_sec_signal)
begin
                                if ( half_sec_signal ==0 ) begin
                                    LEDR1 <= 1'b0;
                                    LEDR0 <= 1'b1;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;

```



## Laboratory 2:

# FINITE STATE MACHINES

```

end
end

end //else a1<= 1'b1;

end
G: begin
if(i<=length) begin
//a1<= 1'b0;
if(data_from_shift_register==1) begin
//
always @(negedge half_sec_signal) begin
if ( half_sec_signal ==0 ) begin
LEDR1 <= 1'b1;
LEDR0 <= 1'b0;
end else begin
LEDR0 <= 1'b0;
LEDR1 <= 1'b0;
i <= i+1;
end
end
else if(data_from_shift_register==0) begin
//
begin
always @(negedge half_sec_signal)
if ( half_sec_signal ==0 ) begin
LEDR1 <= 1'b0;
LEDR0 <= 1'b1;
end else begin
LEDR0 <= 1'b0;
LEDR1 <= 1'b0;
i <= i+1;
end
end
end //else a1<= 1'b1;

end
H:begin
if(i<=length) begin
//a1<= 1'b0;
if(data_from_shift_register==1) begin
//
always @(negedge half_sec_signal) begin
if ( half_sec_signal ==0 ) begin
LEDR1 <= 1'b1;
LEDR0 <= 1'b0;
end else begin
LEDR0 <= 1'b0;

```



## Laboratory 2:

# FINITE STATE MACHINES

```

                                LEDR1 <= 1'b0;
                                i <= i+1;
                                end
                                end
                                else if(data_from_shift_register==0) begin
//                                always @(negedge half_sec_signal)
begin
                                if ( half_sec_signal ==0 ) begin
                                    LEDR1 <= 1'b0;
                                    LEDR0 <= 1'b1;
                                end else begin
                                    LEDR0 <= 1'b0;
                                    LEDR1 <= 1'b0;
                                    i <= i+1;
                                    end
                                    end
                                end //else a1<= 1'b1;
                                end

                                default begin
                                    LEDR0 <= 1'b0;

                                LEDR1 <= 1'b0;
                                end
                                endcase
                                end
                                assign enable_sys = half_sec_signal;
                                assign load_sys = a1;
                                endmodule

```

- **Connect\_all\_block**  
 module connect\_all\_block (  
   input clk,  
   input[2:0] SW,  
   input KEY1,  
   input KEY0,  
   output LEDR0,  
   output LEDR1);  
   wire [3:0] data\_from\_selection;  
   wire data\_from\_shifter;  
   wire [2:0] data\_from\_length;  
   wire LEDR1\_wire, LEDR0\_wire, enable\_sys\_wire,load\_sys\_wire;

```

letter_selection (
    .letter(SW),

```





## Laboratory 2:

# FINITE STATE MACHINES

```
.morse_code( data_from_selection ),
.reset(KEY0),
.key1(KEY1)
);

shift_right_1bit (
.enable(enable_sys_wire),
.load(load_sys_wire),
.data_in(data_from_selection),
.data_out(data_from_shifter)
);

length_counter(
.Data(data_from_selection),
.Enable(enable_sys_wire),
.Load(load_sys_wire),
.Morse_length(data_from_length)
);


FSM_block (
.key(KEY1),
.clk(clk),
.letter_sel(SW),
.length(data_from_length),
.data_from_shift_register(data_from_shifter),
.LEDR0(LEDRO_wire),
.load_sys(load_sys_wire),
.enable_sys(enable_sys_wire),
//output half_sec_pulse,
.LEDR1(LEDRI_wire)
);
assign LEDR1 = LEDR1_wire;
assign LEDR0 = LEDRO_wire;
endmodule
```

- The waveform to prove the circuit works correctly.



# Laboratory 2:

## FINITE STATE MACHINES



➤ The result of RTL viewer.

