



CSE321: Operating Systems

Topic: Main Memory

Prepared by:
Saad Bin Sohan
BRAC University

Email: sohan.academics@gmail.com
GitHub: <https://github.com/saad-bin-sohan>

Main Memory

how does OS handle the execution of multiple processes?

ans: The processes must be first loaded into the main memory. Then CPU executes them. (z CPU can't access anything other than main memory (RAM).

In all this, main memory needs to be managed.

④ Memory unit sees either

i) memory addresses and read their data

OR

ii) memory addresses, and a data to write

④ Registers can access CPU really fast (1 or less CPU cycle. But main memory takes many

cycles causing a 'stall'.

Every process has some memory allocated for them which no other process can access. And it cannot access the addresses that are not allocated for it.

To ensure such protection, each process is assigned a pair of-

allocated memory range }
 { i) Base Register (starting one)
 { ii) Limit Register (ending one)


i.e.: A process gets memory allocation of 6-12 registers in physical address.

6 → Base Address (lower threshold)

12 → Limit Address (higher threshold)

Address Space

Logical Address → Address generated by the
(virtual address) CPU (not the actual raw
physical address)



→ logical address lets CPU map a process to the actual physical address

→ the allocation of memory must be contiguous (continuous) only. no splitting

Physical Address

→ RAM ↗ actual physical memory

- ⊕ Multiple process ↗ logical address (local address) same ↗ diff! But physical address must be different. since physical addresses are different, no issue in execution
- ⊕ Complie time ↗ and RAM ↗ (program) load ↗ time ↗

Physical address = Logical Address

But once a process is loaded into the RAM
its execution time is,

Physical address = Logical Address

Memory Management Unit (MMU)

When program at execution request
area with logical address.

eg: execute line 2-3 on logical address
but since CPU can only access RAM,
the logical address must be mapped to
physical address for CPU's execution.

And this mapping is done using
"Memory-Management Unit (MMU)."

→ MMU is a hardware device that does the mapping.

how the mapping is done?

ans: it simply adds the base register (~"relocation register") to the count value of logical address assigned for the process.

e.g.: A process is allocated 12 addresses (0-11) in logical address and its physical address is 23 to 34 (12⁷). And LA 2⁷ 2nd line execution 2⁸ request आपला,

so

$$\underbrace{LA}_{2} + \underbrace{BA}_{2^3} = \text{Mapped address}$$

// user program never sees the physical address

Dynamic Loading

↳ How to run a program with a size larger than the main memory's size (RAM)?

⇒ Using dynamic allocation.

The program is divided into many tasks called "Routine". And a routine does not execute until it is called. It executes only when it's called.

Dynamic Linking

④ static linking:

Every program has 2 parts:

- i) header, where all the libraries are imported
- ii) body part with logical reasoning

Static linking → the entire program is compiled and executed.



But dynamic linking 2 -

when a 'Routine's execution is requested it only imports the library that specific routine requires.

And it does so using a tiny code called 'Stub'.

how 'Stub' works:

→ when RAM is allocated, firstly the stub code is placed there and executes.

After stub's execution it replaces itself with the 'Routine.'

Contiguous Allocation

Main memory is divided into 2 parts:

i) RAM \rightarrow lowest most bit સૂચના
OS લાભ કરતું હોય

ii) Highest most address સૂચના user
program લાભ કરતું

And all the process must be
allocated continuous memory
with no splits in between.


↪ Kernel code એ ચાંગિં સિઝ નહીં જરૂર

allocated memory increase કરવાની અનુભૂતિ નથી.

Multiple - Partition Allocation

→ a mechanism for allocating RAM to multiple processes

Fixed size partition :




processes allowed at a time } in fixed-size-partition = # partition

∴ P₁ can't be allocated until free

Variable-partition:

→ Partitions are created as per the memory allocation a process needs



⊕ If there's hole \Rightarrow matter as long as there is a process, they won't merge.

⊕ continuous holes merge.

Dynamic-Memory Allocation

→ instead of setting aside a fixed amount of memory before the program runs, dynamic-memory allocation is like getting memory for a program while it's running only when it needs the memory and releasing the memory when done.

3 methods of dynamic-storage allocation

- i) First-fit
- ii) Best-fit
- iii) Worst fit

First-fit allocation:


→ allocate the first hole that is big

enough

e.g.: P₁ (30 B)

P₂ (25 B)

P₃ (80 B)



now P_q (40B)

total free space 50B. ↗ still can't allocate P_q
 C2 not enough contiguous memory of 40B.


Best-fit algorithm:

→ allocate the smallest hole that is big enough to hold the program, must search entire list (unless the memories are already ordered by size)

i.e.: P₁ (30B)

P₂ (25B)

P₃ (80B)



total hole = 45 byte

holes are scattered


Worst fit Algorithm:

- Allocate the largest hob to a program in the entire remaining free memory. (must search the entire list)
- most efficient algorithm


e.g.: P₁ (30 B)

P₂ (25 B)

P₃ (80 B)



so now,



next for process 3,


hole



3 free spaces: $40B$, $30B$, $145B$ ↙

biggest hole would be if P_3 placed at
the hole

so now



Fragmentation

- the remaining scattered holes
- remaining free space contiguous না
হলে larger program এর place কৰা
দুর্বল নি


2 types:

- i) External Fragmentation
- ii) Internal Fragmentation

External Fragmentation


→ enough total free memory available

but they are scattered



Internal Fragmentation

→ a program is located more memory than it actually needs (cz the hole is too small to deal with the overhead caused by the hole)



→ no solution for Internal
Fragmentation

→ to solve External Fragmentation:

i) Compaction;

All process's
memory is brought together. All
holes are brought together.

ii) Paging

Paging

→ main memory and process to same size memory chunk to divide both

→ avoids external fragmentation and varying size of memory chunks

Paging Method:

step - i) divide physical memory into fixed size-blocks (called frames) in a way

257 -

Virtual memory allocate 20 and

each block \geq size 2 \geq power

(2^n) \geq 512 (btw 512 bytes and 16 Mbytes)

ii) keep track of all free pages

i.e.: 12 byte process size, 20 byte RAM

size 2^3 ,

RAM \rightarrow 4 byte \geq 5 to chunks

process \rightarrow 4 byte \geq 3 to chunks

* RAM and process \geq each chunk
 \geq size must be same

\rightarrow Process \geq chunks are called "pages".

\rightarrow so to run program, ram must have
3 free frame


iii) set up a "page table" that translates logical address to physical address

Page table:

P	f	P → page number
0	3	f → frame number
1	0	
2	2	

free frame → 1, 9

i.e.:



Address Translation Scheme

- frame numbers, page number exist in binary.
- the method of converting a logical address to physical address
- प्रति page 2 logical address 25728
- ↳ Logical address has 2 parts:
 - i) Page number (कठा page no. connected, कठे page no. base address) → P
 - index to a page table

ii) Page offset (d)

→ physical memory \rightarrow कठोर

जायंगा फैसले

→ page number ना जारी combine

करें physical memory address

\rightarrow define करें यह

i.e.: 16 byte ना memory

ए Logical address space 2^m byte ना

$$\text{so, } 16 = 2^m$$

$$\Rightarrow m = 4$$

ए Page size 2^n byte ना करि


i.e. page size 4 byte ना करि,

$$4 = 2^n$$

$$\Rightarrow n = 2$$


16 byte ରୁ represent କଥିବ binary ରୁ

a bit ସ୍ମରଣ । — — —



so, logical address space 16, page size

4 byte:



let's say we want to find the page number and page offset of a specific logical address (eg: 0110).

↳ left side \approx $m-n$ bits represent
☞ page number. Remaining part
is page offset.

prev example 2 $m=4$, $n=2$.

$$m-n = 2$$

0 1 1 0
 $\underbrace{\quad\quad\quad}_{(m-n) \text{ bits} = 2}$ ↓
decimal 21. page number = 1.

0 1 1 0
→ decimal ≈ 2.

∴ Page offset = 2

1st page to 2nd address is 0110.


i.e.: 10 11

$m=4$, $n=2$, $m-n=2$

10 11

page number = 2 Page offset = 3

Paging Hardware



Paging Model of logical and physical memory:

Physical Memory:

Paging Example


m is used to determine the number of logical addresses, $2m = 16$

n indicates the offset within each logical address

$$n=2 \text{ and } m=4$$

Physical memory → 32-byte memory and 4-byte pages

$$32/4 = 8 \text{ frames}$$



- Map logical address 0 (page 0, offset 0) to its corresponding physical address
- Map Logical address 3 (page 0, offset 3) to its corresponding physical address

$$\text{frameNumber} * \text{frameSize} + \text{offset}$$

Size of Page:

→ Internal fragmentation measure
কলা ২০. using 'size of a page' and
size of a process.

Size of Page

Calculating internal fragmentation

Page size = 2,048 bytes

Process size = 72,766 bytes

35 pages + 1,086 bytes

Internal fragmentation of $2,048 - 1,086 = 962$ bytes

Worst case fragmentation = 1 frame – 1 byte

On average fragmentation = 1 / 2 frame size

So small frame sizes desirable?

But each page table entry takes memory to track

Page sizes growing over time

Solaris supports two page sizes – 8 KB and 4 MB

Process view and physical memory now very different

By implementation process can only access its own memory

* At all times, a system keeps track of the free frames it has. Before, after allocation. Always

Page Table Implementation

→ Page table is kept only in main memory

→ 2 registers are used to maintain the page table:

i) Page-table base register (PTBR)

points to the page table

ii) Page-table length register (PTLR)

stores the size of page table

In Paging approach, each instruction requires two memory accesses -

- i) one for reading the page table which tells us data frame to read/write का एक
- ii) another for accessing that data itself.

The two memory access inefficiency

is solved using 2 types of registers

- i) associative memory

ii) translation look aside buffer

Associative Memory

- it's a register that keeps a copy of the page table and uses the copy for all works
- since accessing register is much faster than RAM, issue solved.
- in case the copy doesn't have mention of a process that the original page table has, that process's info is simply duplicated in the copy

Paging Hardware with TLB

- just like 'associative memory', this approach also stores a copy of page table
- TLB is a cache register
- after generating page number from logical address, TLB replaces the page number with the frame number using its copy table and combines it with page offset (TLB hit)

→ memory was accessed once after
lookup

→ TLB ৰাখি copy table ৰা info না আবণি
কৰিব ("TLB Hit") main memory ৰে
না আবণি access কৰি original page table
কৰিব কৰি info access কৰি।

Effective Access time

⊕ Associative lookup = ϵ unit time

(can be $< 10\%$ of memory access time)

⊕ Hit ratio, α = percentage of times
that a page number is found in associative
register.

math:

$\alpha = 80\%$, $\varepsilon = 20 \text{ ns}$ for TLB search,
 100 ns for memory access

EAT = ?

solve:

$$EAT = \alpha * (20 + 100) + (1 - \alpha) * (2 * 100)$$

$$= .8 (120) + (.2) 200 = 96 + 40$$

$$= 136 \text{ ns}$$

$\alpha = 99\%$, $\epsilon = 20 \text{ ns}$ for TLB search

$\epsilon = 100 \text{ ns}$ for memory access

ans:

$$EAT = \alpha * (20 + 120) + (1 - \alpha) * (2 * 100)$$

$$= 0.99(120) + (1 - 0.99) * (2 * 100)$$

$$= 120.8$$

Maths

Logical address \Rightarrow corresponding

physical address = (frame number *
page size) + page offset

Maths

In a system there are 2 processes- P1 (16 bytes), P2 (8 bytes) with page size of 4 bytes. Size of the main memory is 32 bytes. Page tables of processes are given below.

PMT of p1

Page #	Frame #
0	3
1	7
2	10
3	5

PMT of p2

Page #	Frame #
0	4
1	0

Find corresponding physical addresses of the following logical addresses:

- a. Address 10111 of p1
- b. Address 00101 of p1
- c. Address 11011 of p2
- d. Address 01010 of p2
- e. Address 1011 of p1
- f. Address 1111 of p2

Logical address space = $2^m = 32$

$$m=5$$

Page size, $2^n = 4$


$$n=2$$

$$m-n = 5-2 = 3$$

a) 

5 page number \Rightarrow process, $P_1 \Rightarrow$

page table \Rightarrow $\text{mem} \rightarrow$ invalid address

b) 

\therefore physical address = $(7 \times 4) + 1$

$$= 29$$

c) 

invalid

d) $\begin{array}{r} 01010 \\ \hline 2 \end{array}$

invalid

e) $\begin{array}{r} 01011 \\ \hline 2 \quad 3 \end{array}$

$$\text{physical address} = (10 \times 1) + 3 \\ = 43$$

f) $\begin{array}{r} 01111 \\ \hline 3 \end{array}$

invalid

memory address 2^{20} power 2 টা
প্রাপ্তি,

i.e: 36 bytes

step: nearest lower 2^{20} power

সুতরাং m calculate করো add one.

$$36 \Rightarrow 32 = 2^5$$

$$m = 5 + 1 = 6$$

Assume that, page size = 8 bytes and Physical Memory = 64 bytes. If the CPU generates logical addresses 16, 6, 77, 21, 14, 3, 19 and 5 respectively then how can the users' view of memory be mapped into physical memory?

Logical Memory

Page #	Data
P0	I
P1	p
P2	c
P3	s
P4	t
P5	c

Page Table

Page #	Frame #
P0	4
P1	2
P2	10
P3	7
P4	9
P5	0



solve:

page size: $2^n = 8$ bytes

$$n = 3$$

physical memory, $2^m = 64$ bytes

$$\Rightarrow m = 6$$

$$m-n = 6-3$$

$$= 3$$

pages or frames required,

$$= \frac{\text{RAM size}}{\text{page size}} = \frac{69}{8} = 8$$

so main memory gets divided into 8 frames

now let's find out physical address for each logical address.

logical address 16:

$$(16)_{10} = (10000)_2$$

$m=6$ so 6 bit address \Rightarrow address $2^6 = 64$

$$m-n=3$$



$$\therefore \text{physical address} = (10 * 8) + 0$$

$$= 80$$


\Rightarrow invalid address cz

main memory \Rightarrow 63 पर्ति

आपके ।

6:

$$(6)_{10} = (110)_2$$



$$\therefore \text{physical address} = (4 \times 8) + 6 \\ = 38$$

77:

$$(77)_{10} = (1001101)_2$$

$\brace{2 \text{ bit}} \quad m=6, \text{ so}$

not possible

21:

$$(21)_{10} = (1\ 0\ 1\ 0\ 1)_2$$

$$\begin{array}{r} \overbrace{01 \quad 01} \\ 2 \qquad 5 \end{array}$$

$$\text{phy. add} = (10 * 8) + 5$$

$$= 85$$

invalid

14'.

$$(14)_{10} = (1110)_2$$

$$\begin{array}{r} \overbrace{00 \quad 1} \quad \overbrace{1 \quad 1 \quad 0} \\ 1 \qquad \qquad \qquad 6 \end{array}$$

$$\text{phy. add} = (2 * 8) + 6$$

$$= 22$$

3:

$$(3)_{10} = (11)_2$$

$$\begin{array}{r} 0 \ 0 \ 0 \ 0 \\ \hline 0 \qquad 3 \end{array}$$

$$\text{ph. adr} = (4 \times 8) + 3$$

$$= 35$$

19:

$$(19)_{10} = (1 \ 0 \ 0 \ 1 \ 1)_2$$

$$\begin{array}{r} 0 \ 1 \ 0 \ 0 \ 1 \ 1 \\ \hline 2 \qquad 3 \end{array}$$

$$\text{phy adr} = (10 \times 8) + 3 \\ = 83$$

invalid


5:

$$(5)_{10} = (101)_2$$

$$\begin{array}{r} 0 0 0 \\ \swarrow \quad \searrow \\ 0 \qquad 5 \end{array}$$

$$\text{phy adr} = (4 \times 8) + 5 \\ = 37$$

user's view of main memory:



3 types of math

i) Effective Access Time

ii) Multiple process w.r.t logical address \rightarrow page size, main memory

size \rightarrow physical address \rightarrow pages.

iii) Process w.r.t data, page table
(+ page size, memory size) \rightarrow pages

user's view of main memory \rightarrow pages

pages

iv) internal fragmentation (5%)