


# "Input Sequence Divisibility by 5"

## 'Moore Finite State Machine'

*Design:*



Current State	$x=0$	$x=1$
R0	R0	R1
R1	R2	R3
R2	R4	R0
R3	R1	R2
R4	R3	R4

$\text{Rem}' = (2 * \text{Rem} + \text{bit}) \% 5$

~~$R_N' = R_N \oplus (2 * \text{bit})$~~

1) R0 :

(i) Bit '0'  $\Rightarrow \text{Rem}_N' = (2 \times 0 + 0) \% 5$   
 $= 0 \rightarrow (R0)$

(ii) Bit '1'  $\Rightarrow \text{Rem}_N' = (2 \times 0 + 1) \% 5$   
 $= 1 \rightarrow (R1)$

2) R1 :

(i) Bit '0'  $\Rightarrow \text{Rem}_N' = (2 \times 1 + 0) \% 5$   
 $= 2 \rightarrow (R2)$

(ii) Bit '1'  $\Rightarrow \text{Rem}_N' = (2 \times 1 + 1) \% 5$   
 $= 3 \rightarrow (R3)$

3)  $R_2$ :

$$(i) \text{ Bit '0'} \Rightarrow R_{rem_N} = (2 \times 2 + 0) \% 5 \\ = 4 \rightarrow (R_4)$$

$$(ii) \text{ Bit '1'} \Rightarrow R_{rem_N} = (2 \times 2 + 1) \% 5 \\ = 0 \rightarrow (R_0)$$

4)  $R_3$ :


$$(i) \text{ Bit '0'} \Rightarrow R_{rem_N} = (2 \times 3 + 0) \% 5 \\ = 1 \rightarrow (R_2)$$


$$(ii) \text{ Bit '1'} \Rightarrow R_{rem_N} = (2 \times 3 + 1) \% 5 \\ = 2 \rightarrow (R_2)$$

5)  $R_4$ :

$$(i) \text{ Bit '0'} \Rightarrow R_{rem_N} = (2 \times 4 + 0) \% 5 \\ = 3 \rightarrow (R_3)$$

$$(ii) \text{ Bit '1'} \Rightarrow R_{rem_N} = (2 \times 4 + 1) \% 5 \\ = 4 \rightarrow (R_4)$$






- The design models a moore finite state machine with five states (Rem0, Rem1, Rem2, Rem3, and Rem4), each representing the remainder when dividing input stream by 5.
- On every clock edge, the FSM transitions based on the incoming bit, updating the current remainder state through a reminder prediction formula.
- When the FSM reaches the 'Rem0' state, the output 'is\_divisible' is asserted, indicating divisibility by 5.
- Reset initializes the FSM to 'Rem0' , ensuring proper startup.

### Formula:

$$\text{Reminder (new)} = [(2 * \text{Reminder (current)}) + \text{input\_bit}] \% 5$$

### Verification:



- The testbench instantiates the 'div\_by\_5' FSM and drives clock, reset, and input signals.
- A predefined 10-bit binary sequence (0010101010) was given in the question itself, so is applied bit-by-bit to the FSM as serial input stream.
- At every clock edge, the divisibility output is displayed alongside the current input bit, showing state behavior.
- The simulation runs through the entire sequence, and then stops and as result same expected output sequence is achieved on console.

## **Result:**

```
VSIM 4> run -all
# input : 0, output : 1
# input : 0, output : 1
# input : 1, output : 1
# input : 0, output : 0
# input : 1, output : 0
# input : 0, output : 1
# input : 1, output : 1
# input : 0, output : 0
# input : 1, output : 0
# input : 0, output : 1
```