# COAL Lab-08

# **Designing Microarchitecture-III**

\_\_\_\_\_

Name: Saad Nisar Butt

Reg. no: cs211246

Class: BSCS-3C-1

\_\_\_\_\_

# Literature Review:

Designing microarchitecture of 32-bit microprocessor which can perform different functionalities for computer. In this lab we have extended the functionality of single cycle core which can perform every instruction one by one. At this point the design is limited for loading data from an address from memory, that is Load word (lw) and storing data from registers to memory, That is Store word (sw).

Store instructions are S-type instructions. The store word instruction, sw, copies data from a register to memory. The register is not changed. The memory address is specified using a base/register pair. The name S-type is short for Store-type. S-type instructions use two register operands and one immediate operand. The figure below shows the S-type machine instruction format. The 32-bit instruction has five fields: op, rs1, rs2, funct3, and imm. The first four fields, op, rs1, rs2, and funct3 are like those of R-type instructions. The imm field holds the 12-bit immediate. The operation is determined by the opcode and funct3, highlighted in blue. The operands are specified in the three fields rs1, rs2, and imm. rs and imm are always used as source operands. rs2 is used as another source for store instructions.

### S-Type

31:25	24:20	19:15	14:12	11:7	6:0
imm <sub>11:5</sub>	rs2	rs1	func3	Imm <sub>4:0</sub>	ор
12 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Like I-type instructions, S-type also has 12-bit immediate. The immediate in store instructions are split into two halves: the lower bits are stored in Instr[11:7] bit and the upper bits are stored in Instr[31:25]. First, we make the 12-bit immediate by concatenating the upper and lower part of immediate and then sign extend it for further use.


# **Lab Task**

# Task:

#### **Data Path for Store Instruction**

1. Write a complete data path for Store Instruction in Verilog by instantiating all the module blocks. Attach the code.

# **Block Diagram:**



# **Verilog Code**

## Single\_Cycle.v

```
`include "./ProgramCounter/design.v"
`include "./InstructionMemory/design.v"
```

```
include "./RegisterFile/design.v"
 include "./ControlUnit/Control_Unit.v"
 include "./ControlUnit/DecoderModules/main_decoder.v"
 include "./ControlUnit/DecoderModules/alu decoder.v"
 include "./SignExtension/design.v"
 include "./ALU/design.v"
 include "./DataMemory/design.v"
 include "./Adder/design.v"
module Single_Cycle(clk, reset);
    input clk, reset;
   wire[31:0] PC w;
   wire [31:0] Instruction;
   wire [31:0] RD1;
   wire [31:0] RD2;
   wire [31:0] Extended;
   wire [31:0] ALUResult;
   wire RegWrite;
   wire MemWrite;
   wire [31:0] RD;
   wire [31:0] NextIns;
   wire [2:0] ALUControl;
   wire [1:0] ImmSrc;
   wire [31:0] X,Y;
    // Module Instantiation
    Program_Counter Program_Counter ( // fetch cyle starts
        .PCNext(NextIns),
        .clk(clk),
        .reset(reset),
        .PC(PC w)
    );
    Instruction_Memory Instruction_Memory (
        .reset(reset),
        .A(PC_w),
        .RD(Instruction)
                                       // fetch cyle ends
    );
    Control_Unit Control_Unit ( // Decode cycle satrts
        .zero(),
        .op(Instruction[6:0]),
```

```
.func3(Instruction[14:12]),
    .func7(),
    .PCSrc(),
    .RegWrite(RegWrite),
    .ALUSrc(),
    .MemWrite(MemWrite),
    .ResultSrc(),
    .ImmSrc(ImmSrc),
    .ALUControl(ALUControl)
);
Register File Register File (
    .A1(Instruction[19:15]),
    .A2(Instruction[24:20]),
    .A3(Instruction[11:7]),
    .WD3(RD),
    .clk(clk),
    .reset(reset),
    .WE3(RegWrite),
    .RD1(RD1),
    .RD2(RD2)
);
Sign Extension Sign Extension (
    .ImmInst(Instruction),
    .ImmSrc(ImmSrc),
    .ImmExt(Extended)
);
                                 // Decode cycle ends
Flags_ALU ALU (
    .A(RD1),
    .B(Extended),
    .ctrl(ALUControl),
    .Result(ALUResult),
    .Z(),
    .N(),
    .C(),
    .V()
);
Data_Memory Data_Memory (
    .A(ALUResult),
    .WD(RD2),
    .clk(clk),
    .reset(reset),
```

```
.WE(MemWrite),
.RD(RD)
);

Adder Adder (
    .Inp1(PC_w),
    .Inp2(32'd4),
    .Sum(NextIns)
);
endmodule
```

# Program\_Counter design.v

```
module Program_Counter(PCNext, clk, reset, PC);

input [31:0] PCNext;
input clk, reset;

output reg [31:0] PC;

always @(posedge clk) begin
    if (reset == 1'b1) begin
        PC <= 32'h000000000;
    end
    else begin
        PC <= PCNext;
    end
end</pre>
```

# Instruction\_Memory design.v

```
module Instruction_Memory(reset, A, RD);
    input reset;
    input [31:0] A;
    output [31:0] RD;
    // Memory
    reg [31:0] mem [1023:0]; // 8bit = byte, 16bit = half-word, 32bit = word
    assign RD = (reset == 1'b1) ? 32'h000000000 : mem[A[31:2]];
```

```
initial begin
// mem[0] <= 32'h005A2023;
// mem[1] <= 32'h006A2223;
// mem[2] <= 32'h00632023;
    mem[0] <= 32'h00432223;
    mem[1] <= 32'h00432223;
    mem[2] <= 32'h000332423;
    // mem[0] <= 32'h000000013;
    // mem[1] <= 32'h0002A203;
    // mem[2] <= 32'h00042A203;
    end</pre>
endmodule
```

#### Control\_Unit.v

```
module Control_Unit(zero, op, func3, func7, PCSrc, RegWrite, ALUSrc, MemWrite,
ResultSrc, ImmSrc, ALUControl);
    input zero, func7;
    input [6:0] op;
    input [2:0] func3;
    output PCSrc, RegWrite, ALUSrc, MemWrite, ResultSrc;
    output [1:0] ImmSrc;
    output [2:0] ALUControl;
   wire [1:0] ALUOp;
    wire op5, Branch;
    assign op5 = op[5];
   main_decoder main_dec (
        .op(op), .RegWrite(RegWrite), .ALUSrc(ALUSrc), .MemWrite(MemWrite),
        .ResultSrc(ResultSrc), .Branch(Branch), .ImmSrc(ImmSrc), .ALUOp(ALUOp)
    );
        .ALUOp(ALUOp), .func3(func3), .op5(op5), .func7_5(func7),
.ALUControl(ALUControl)
    );
    assign PCSrc = zero & Branch;
endmodule
```

#### Decoder\_Modules

## main\_decoder.v

```
module main_decoder(op, RegWrite, ALUSrc, MemWrite, ResultSrc, Branch, ImmSrc,
ALUOp);
    input[6:0] op;
    output RegWrite, ALUSrc, MemWrite, ResultSrc, Branch;
    output [1:0] ImmSrc, ALUOp;
    assign RegWrite = ((op == 7'b0000011) | (op == 7'b0110011) | (op ==
7'b0010011)) ? 1'b1 : 1'b0;
    assign ALUSrc = ((op == 7'b00000011) | (op == 7'b0100011)) ? 1'b1 : 1'b0;
    assign MemWrite = ((op == 7'b0100011)) ? 1'b1 : 1'b0;
   assign ResultSrc = ((op == 7'b0000011)) ? 1'b1 : 1'b0;
    assign Branch = ((op == 7'b1100011)) ? 1'b1 : 1'b0;
   assign ImmSrc = ((op == 7'b0100011)) ? 2'b01 : (op == 7'b1100011) ? 2'b10 :
2'b00;
    assign ALUOp = ((op == 7'b0110011))? 2'b10 : (op == 7'b1100011)? 2'b01 :
2'b00;
endmodule
```

# alu\_decoder.v

```
((ALUOp == 2'b10) & (func3 == 3'b011)) ? 3'b010 : 3'b000; endmodule
```

### Register\_File design.v

```
module Register File(A1, A2, A3, WD3, clk, reset, WE3, RD1, RD2);
    input [4:0] A1, A2, A3; // A1->rs1 | A2->rs2 | A3->rd
    input clk, reset, WE3; // WE3 -> a key signal to let write or not - Write
    input [31:0] WD3; // WD3 -> Write Data
   output [31:0] RD1, RD2;
    // 32 registers of 32-1bits
    reg [31:0] register[31:0];
    initial begin
        register[0] <= 32'h000000000;
        register[1] <= 32'h00100121;
        register[3] <= 32'h00121004;
        register[4] <= 32'h43127895;
        register[5] <= 32'h24360789;
        register[6] <= 32'h00000004; // Base register</pre>
    end
    // reading from registers which are operands
    assign RD1 = (reset == 1'b1) ? 32'd0 : register[A1];
    assign RD2 = (reset == 1'b1) ? 32'd0 : register[A2];
    always @(negedge clk) begin
        if((WE3 == 1'b1) & (A3 != 5'h00)) begin
            register[A3] <= WD3;</pre>
endmodule
```

# Sign\_Extension design.v

```
module Sign_Extension(ImmInst, ImmSrc, ImmExt);
  input [31:0] ImmInst;
  input [1:0] ImmSrc;
```

```
output [31:0] ImmExt;

assign ImmExt = (ImmSrc == 2'b00) ? {{20{ImmInst[31]}} , ImmInst[31:20]} :
{{20{ImmInst[31]}} , ImmInst[31:25] , ImmInst[11:7]};
endmodule
```

#### ALU design.v

```
module Flags_ALU(A, B, ctrl, Result, Z, N, C, V);
 // inputs
 input [31:0] A, B;
 input [2:0] ctrl;
 // outputs
  output [31:0] Result;
  // Flags for Zero, Negative, Carry and Overflow respectively.
 output Z,N,C,V;
 // interim wires
  wire [31:0] A_and_B, A_or_B, B_not, A_sum_B;
 wire [31:0] S1;
 wire [31:0] not Result;
 wire Cout, xor_A_Sum, xnor_A_B_ctrl0, ctrl1_not;
 // Logic Designing
  assign A_and_B = A & B;
  assign A_or_B = A | B;
 assign B_not = ~B;
  // 2x1 Mux for addition or subtraction
  assign S1 = (ctrl[0] == 1'b1) ? B_not : B;
  // Addition / Subtraction
  assign {Cout, A_sum_B} = A + S1 + ctrl[0];
  // Result output through 4x1 Mux
  assign Result = (ctrl[1:0] == 2'b00) ? A sum B :
                  (ctrl[1:0] == 2'b01) ? A_sum_B :
                  (ctrl[1:0] == 2'b10) ? A_and_B : A_or_B;
  // Flags Outputs
 // for zero checking
 assign not_Result = ~Result;
 assign Z = &(not Result);
```

```
// for negative checking
assign N = Result[31];
//for carry checking
assign ctrl1_not = (~ctrl[1]);
assign C = ctrl1_not & Cout;
// for overflow checking
assign xor_A_Sum = A_sum_B[31] ^ A[31];
assign xnor_A_B_ctrl0 = ~(A[31] ^ B[31] ^ ctrl[0]);
assign V = ctrl1_not & xor_A_Sum & xnor_A_B_ctrl0;
endmodule
```


## Data\_Memory design.v

```
module Data_Memory(A, WD, clk, reset, WE, RD);
    input [31:0] A, WD;
    input clk, reset, WE;
   output [31:0] RD;
    reg [31:0] memory [1023:0];
    initial begin
    // memory[0] = 32'h00000001;
    // memory[1] = 32'h00000010;
    // memory[2] = 32'h00000100;
    // memory[3] = 32'h00001000;
    // memory[4] = 32'h00010000;
    // read
    assign RD = (WE == 1'b0) ? memory[A] : 32'h00000000;
   // write
    always @(posedge clk) begin
        if (WE == 1'b1) begin
            memory[A] <= WD;</pre>
        end
endmodule
```

# testbench.v

```
module tb();
    reg clk=0, reset;
    Single_Cycle dut (
        .clk(clk),
        .reset(reset)
    );
    always begin
       clk = \sim clk;
       #50;
    initial begin
      reset <= 1'b1;
      #100;
     reset <= 1'b0;
      #500;
     $finish;
    initial begin
      $dumpfile("dump.vcd");
      $dumpvars(0);
endmodule
```

#### **Waveforms**



#### Reason for addi not working

Addi instruction is also an I-type instruction likewise Load instruction. Addi isn't working properly and the values are not storing in the registers because of some logical error, since the immediate value and rs1's value will be added through ALU and ALU's result is connected to port A of data memory, but this should be connected to register file again to be saved in the destination register rd and rd is known by A3. Instead of this ALU, it is connected to data memory and it'll work as an index of memory and then it'll be saved in RD which is connected to WD3 of register file.

