COAL Lab-10

Designing Microarchitecture-IV

Name: Saad Nisar Butt

Reg. no: cs211246

Class: BSCS-3C-1

Literature Review:

Designing microarchitecture of 32-bit microprocessor which can perform different functionalities for computer. In this lab we have extended the functionality of single cycle core which can perform every instruction one by one. At this point the design is limited for loading data from an address from memory, that is Load word (lw) and storing data from registers to memory, that is Store word (sw) and the R-type instructions.

The name R-type is short for register-type. R-type instructions use three registers as operands: two as sources, and one as a destination. Figure below shows the R-type machine instruction format. The 32-bit instruction has six fields: op, rs1, rs2, rd, funct3, and funct7. Each field is five or seven bits, as indicated. The operation the instruction performs is encoded in the three fields highlighted in blue: op (also called opcode or operation code) and funct3 and funct7 (also called the function). All R-type instructions have an opcode of 33. The specific R-type operation is determined by the funct field. The operands are encoded in the three fields: rs1, rs2, and rd. The first two registers, rs1 and rs2, are the source registers; rd is the destination register.

R-Type

31:25	24:20	19:15	14:12	11:7	6:0
func7	rs2	rs1	func3	rd	ор
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

In this section we will extend the data path to handle R-type instructions add, sub, and, or, and slt. All of these instructions read two registers from the register file, perform some ALU operation on them, and write the result back to a third register in the register file. They differ only in the specific ALU operation. Hence, they can all be handled with the same hardware, using different ALUControl signals.


Lab Task

Task:

Data Path for R-type Instruction

1. Write a complete data path for R-type instruction in Verilog by instantiating all the module blocks. Attach the code.

Block Diagram:



Verilog Code

Single_Cycle.v

```
`include "./ProgramCounter/design.v"
`include "./InstructionMemory/design.v"
```

```
include "./RegisterFile/design.v"
include "./ControlUnit/Control_Unit.v"
 include "./ControlUnit/DecoderModules/main_decoder.v"
 include "./ControlUnit/DecoderModules/alu decoder.v"
 include "./SignExtension/design.v"
 include "./ALU/design.v"
 include "./DataMemory/design.v"
 include "./Adder/design.v"
include "./MUX/design.v"
module Single_Cycle(clk, reset);
    input clk, reset;
   // Interim wire declaration
   wire[31:0] PC_w;
   wire [31:0] Instruction;
   wire [31:0] RD1;
   wire [31:0] RD2;
   wire [31:0] Extended;
   wire [31:0] ALUResult;
   wire RegWrite;
   wire MemWrite;
   wire [31:0] RD;
   wire [31:0] NextIns;
   wire [2:0] ALUControl;
   wire [1:0] ImmSrc;
   wire ALUSrc, ResultSrc;
   wire [31:0] muxOut, dataMemOut;
   wire [31:0] X,Y;
    // Module Instantiation
    Program_Counter Program_Counter ( // fetch cyle starts
        .PCNext(NextIns),
        .clk(clk),
        .reset(reset),
        .PC(PC_w)
    );
    Instruction_Memory Instruction_Memory (
        .reset(reset),
        .A(PC_w)
        .RD(Instruction)
                                       // fetch cyle ends
    );
```

```
Control_Unit Control_Unit ( // Decode cycle satrts
    .zero(),
    .op(Instruction[6:0]),
    .func3(Instruction[14:12]),
    .func7(Instruction[30]),
    .PCSrc(),
    .RegWrite(RegWrite),
    .ALUSrc(ALUSrc),
    .MemWrite(MemWrite),
    .ResultSrc(ResultSrc),
    .ImmSrc(ImmSrc),
    .ALUControl(ALUControl)
);
Register_File Register_File (
    .A1(Instruction[19:15]),
    .A2(Instruction[24:20]),
    .A3(Instruction[11:7]),
    .WD3(dataMemOut),
    .clk(clk),
    .reset(reset),
    .WE3(RegWrite),
    .RD1(RD1),
    .RD2(RD2)
);
Sign_Extension Sign_Extension (
    .ImmInst(Instruction),
    .ImmSrc(ImmSrc),
    .ImmExt(Extended)
);
                                 // Decode cycle ends
Flags_ALU ALU (
    .A(RD1),
    .B(muxOut),
    .ctrl(ALUControl),
    .Result(ALUResult),
    .Z(),
    .N(),
    .C(),
    .V()
);
Data_Memory Data_Memory (
    .A(ALUResult),
```

```
.WD(RD2),
        .clk(clk),
        .reset(reset),
        .WE(MemWrite),
        .RD(RD)
    );
    Adder Adder (
        .Inp1(PC_w),
        .Inp2(32'd4),
        .Sum(NextIns)
    );
    mux2x1 mux2x1 1(
        .inp1(RD2),
        .inp2(Extended),
        .signal(ALUSrc),
        .out(muxOut)
    );
    mux2x1 mux2x1_2(
        .inp1(ALUResult),
        .inp2(RD),
        .signal(ResultSrc),
        .out(dataMemOut)
    );
endmodule
```

Program_Counter design.v

```
module Program_Counter(PCNext, clk, reset, PC);

input [31:0] PCNext;
input clk, reset;

output reg [31:0] PC;

always @(posedge clk) begin
   if (reset == 1'b1) begin
        PC <= 32'h00000000;
   end
   else begin
        PC <= PCNext;</pre>
```

```
end
end
end
endmodule
```

Instruction_Memory design.v

```
module Instruction_Memory(reset, A, RD);
    input reset;
    input [31:0] A;
    output [31:0] RD;
    // Memory
    reg [31:0] mem [1023:0]; // 8bit = byte, 16bit = half-word, 32bit = word
    assign RD = (reset == 1'b1) ? 32'h00000000 : mem[A[31:2]];
    initial begin
      mem[0] <= 32'h00400293; // addi x5, x0, 4
      mem[1] <= 32'h00600313; // addi x6, x0, 6
      mem[2] <= 32'h00628433; // add x8, x5, x6
      mem[3] \leftarrow 32'h00802023; // sw x8, 0x0(x0)
      mem[4] \leftarrow 32'h40530433; // sub x8, x6, x5
      mem[5] \leftarrow 32'h00002483; // lw x9, 0x0(x20)
      mem[6] \leftarrow 32'h009472B3; // and x5, x8, x9
      mem[7] <= 32'h00946333; // or x6, x8, x9
      mem[8] \leftarrow 32'h00502423; // sw x6, 0x8(x)
    end
endmodule
```

Control_Unit.v

```
module Control_Unit(zero, op, func3, func7, PCSrc, RegWrite, ALUSrc, MemWrite,
ResultSrc, ImmSrc, ALUControl);
   input zero, func7;
   input [6:0] op;
   input [2:0] func3;
```

```
output PCSrc, RegWrite, ALUSrc, MemWrite, ResultSrc;
    output [1:0] ImmSrc;
    output [2:0] ALUControl;
    wire [1:0] ALUOp;
    wire op5, Branch;
    assign op5 = op[5];
    main decoder main dec (
        .op(op), .RegWrite(RegWrite), .ALUSrc(ALUSrc), .MemWrite(MemWrite),
        .ResultSrc(ResultSrc), .Branch(Branch), .ImmSrc(ImmSrc), .ALUOp(ALUOp)
    );
    alu decoder alu dec (
        .ALUOp(ALUOp), .func3(func3), .op5(op5), .func7_5(func7),
.ALUControl(ALUControl)
    );
    assign PCSrc = zero & Branch;
endmodule
```

Decoder Modules

main_decoder.v

```
module main_decoder(op, RegWrite, ALUSrc, MemWrite, ResultSrc, Branch, ImmSrc,
ALUOp);

input[6:0] op;
output RegWrite, ALUSrc, MemWrite, ResultSrc, Branch;
output [1:0] ImmSrc, ALUOp;

assign RegWrite = ((op == 7'b0000011) | (op == 7'b0110011) | (op
==7'b0010011)) ? 1'b1 : 1'b0;
assign ALUSrc = ((op == 7'b0000011) | (op == 7'b0100011) | (op ==7'b0010011))
? 1'b1 : 1'b0;
assign MemWrite = ((op == 7'b0100011)) ? 1'b1 : 1'b0;
assign ResultSrc = ((op == 7'b0100011)) ? 1'b1 : 1'b0;
assign Branch = ((op == 7'b1100011)) ? 1'b1 : 1'b0;
```

```
assign ImmSrc = ((op == 7'b0100011)) ? 2'b01 : (op == 7'b1100011) ? 2'b10 :
2'b00;
assign ALUOp = ((op == 7'b0110011)) ? 2'b10 : (op == 7'b1100011) ? 2'b01 :
2'b00;
endmodule
```

alu_decoder.v

```
module alu_decoder(ALUOp, func3, op5, func7_5, ALUControl);
    input [1:0] ALUOp;
    input [2:0] func3;
    input op5, func7_5;
    wire [1:0] signal;
    output [2:0] ALUControl;
    assign signal = {op5, func7_5};
    assign ALUControl = (ALUOp == 2'b00) ? 3'b000 :
                        (ALUOp == 2'b01) ? 3'b001 :
                         ((ALUOp == 2'b10) & (func3 == 3'b000) & (signal == 3'b000)
2'b11)) ? 3'b001 :
                        ((ALUOp == 2'b10) & (func3 == 3'b000) & (signal !=
2'b11)) ? 3'b000 :
                        ((ALUOp == 2'b10) & (func3 == 3'b010)) ? 3'b101 :
                        ((ALUOp == 2'b10) & (func3 == 3'b110)) ? 3'b011 :
                         ((ALUOp == 2'b10) & (func3 == 3'b111)) ? 3'b010 : 3'b000;
endmodule
```

Register_File design.v

```
module Register_File(A1, A2, A3, WD3, clk, reset, WE3, RD1, RD2);
    input [4:0] A1, A2, A3; // A1->rs1 | A2->rs2 | A3->rd
    input clk, reset, WE3; // WE3 -> a key signal to let write or not - Write
Enable
    input [31:0] WD3; // WD3 -> Write Data
    output [31:0] RD1, RD2;
```

```
// 32 registers of 32-1bits
    reg [31:0] register[31:0];
    initial begin
        register[0] <= 32'h000000000;
        // register[1] <= 32'h00100121;
        // register[3] <= 32'h00121004;</pre>
        // register[4] <= 32'h43127895;</pre>
        // register[5] <= 32'h000000006;</pre>
        // register[6] <= 32'h00000007; // Base register</pre>
    // reading from registers which are operands
    assign RD1 = (reset == 1'b1) ? 32'd0 : register[A1];
    assign RD2 = (reset == 1'b1) ? 32'd0 : register[A2];
    always @(negedge clk) begin
        if((WE3 == 1'b1) & (A3 != 5'h00)) begin
            register[A3] <= WD3;</pre>
    // assign reg0 = register[A3];
endmodule
```

Sign_Extension design.v

```
module Sign_Extension(ImmInst, ImmSrc, ImmExt);
    input [31:0] ImmInst;
    input [1:0] ImmSrc;
    output [31:0] ImmExt;
    assign ImmExt = (ImmSrc == 2'b00) ? {{20{ImmInst[31]}} , ImmInst[31:20]} :
    {{20{ImmInst[31]}} , ImmInst[31:25] , ImmInst[11:7]};
endmodule
```

ALU design.v

```
module Flags_ALU(A, B, ctrl, Result, Z, N, C, V);
  // inputs
  input [31:0] A, B;
  input [2:0] ctrl;
  // outputs
  output [31:0] Result;
  // Flags for Zero, Negative, Carry and Overflow respectively.
  output Z,N,C,V;
  // interim wires
  wire [31:0] A_and_B, A_or_B, B_not, A_sum_B;
  wire [31:0] S1;
  wire [31:0] not_Result;
  wire Cout, xor_A_Sum, xnor_A_B_ctrl0, ctrl1_not;
  // Logic Designing
  assign A_and_B = A & B;
  assign A_or_B = A | B;
  assign B not = ~B;
  // 2x1 Mux for addition or subtraction
  assign S1 = (ctrl[0] == 1'b1)? B not : B;
  // Addition / Subtraction
  assign {Cout, A_sum_B} = A + S1 + ctrl[0];
  // Result output through 4x1 Mux
  assign Result = (ctrl[1:0] == 2'b00) ? A_sum_B :
                  (ctrl[1:0] == 2'b01) ? A sum B :
                  (ctrl[1:0] == 2'b10) ? A_and_B : A_or_B;
  // Flags Outputs
  // for zero checking
  assign not Result = ~Result;
  assign Z = &(not_Result);
  // for negative checking
  assign N = Result[31];
  //for carry checking
  assign ctrl1 not = (~ctrl[1]);
  assign C = ctrl1 not & Cout;
  // for overflow checking
  assign xor_A_Sum = A_sum_B[31] ^ A[31];
  assign xnor_A_B_ctrl0 = \sim(A[31] ^{\circ} B[31] ^{\circ} ctrl[0]);
```

```
assign V = ctrl1_not & xor_A_Sum & xnor_A_B_ctrl0;
endmodule
```

Data_Memory design.v

```
module Data_Memory(A, WD, clk, reset, WE, RD);
    input [31:0] A, WD;
    input clk, reset, WE;
   output [31:0] RD;
   reg [31:0] memory [1023:0];
    initial begin
    // memory[0] = 32'h00000001;
    // memory[1] = 32'h00000010;
    // memory[2] = 32'h00000100;
    // memory[3] = 32'h00001000;
    // memory[4] = 32'h00010000;
   // read
    assign RD = (WE == 1'b0) ? memory[A] : 32'h00000000;
   // write
    always @(posedge clk) begin
        if (WE == 1'b1) begin
            memory[A] <= WD;</pre>
        end
endmodule
```

MUX design.v

```
module mux2x1(inp1, inp2, signal, out);
  input [31:0] inp1, inp2;
  input signal;
  output [31:0] out;
```

```
assign out = (signal == 1'b0) ? inp1 : inp2;
endmodule
```

testbench.v

```
module tb();
    reg clk=0, reset;
    Single_Cycle dut (
        .clk(clk),
        .reset(reset)
    );
    always begin
       clk = \sim clk;
       #50;
    initial begin
      reset <= 1'b1;
     #100;
     reset <= 1'b0;
      #900;
      $finish;
    initial begin
      $dumpfile("dump.vcd");
      $dumpvars(0);
endmodule
```

Waveforms

