

Intel Architecture 32-bit (IA-32) Registers and Instruction Execution Cycle

Muhammad Afzaal
m.afzaal@nu.edu.pk

Book Chapter

- “Assembly Language for x86 processors”
- Author “Kip R. Irvine”
- 6th Edition
- Chapter 2
 - Section 2.1.2
 - Section 2.2

Registers

- Very high speed memory units inside CPU
- Can be categorized into
 - General Purpose Registers
 - Segment Registers
 - Instruction Pointer
 - EFLAGS Register
 - Control Flags
 - Status Flags


General Purpose Registers

- Used primarily for arithmetic and data movement
- Eight 32-bit ***Extended*** general purpose registers

Register	Description	Specialized Usage
EAX	Accumulator	Used in <i>mul</i> and <i>div</i> instruction
EBX	Base	
ECX	Counter	Used in <i>LOOP</i> instruction
EDX	Data	
EBP	Base Pointer	Used to reference local variables on stack
ESP	Stack Pointer	Points at top of the stack, used by <i>PUSH</i> and <i>POP</i>
ESI	Source Index	Used by high speed memory transfer instruction
EDI	Destination Index	Used by high speed memory transfer instruction

Accessing Parts of Registers (1/2)

- Portions of General Purpose Registers can also be accessed
 - Lower 16 bits of EAX are named AX
 - AX can further be divided into
 - AL = Lower 8 bits
 - AH = Higher 8 bits



Accessing Parts of Registers (2/2)

- EAX, EBX, ECX, EDX can be accessed at word and byte level
- EBP, ESP, ESI, EDI can be accessed at word level

32-bit	16-bit	8-bit Higher	8-bit Lower
EAX	AX	AH	AL
EBX	BX	BH	BL
ECX	CX	CH	CL
EDX	DX	DH	DL



32-bit	16-bit Lower
ESP	SP
EBP	BP
ESI	SI
EDI	DI

Segment Registers (1/2)

- Six 16-bit segment registers
- Indicate base addresses of pre-assigned memory areas
- An assembly program usually contains 3 segments
 - Stack Segment: holds local function variables and function parameters
 - Data Segment: holds variables
 - Code Segment: holds program instructions

Segment Registers (2/2)

- SS = Stack Segment
- DS = Data Segment
- CS = Code Segment
- 3 extra segment registers
 - ES, FS, GS (Extra Segment)



Instruction Pointer

- Represented by EIP
- Also called Program Counter (PC)
- Contains the address of next instruction to be executed
- Its value changes with the execution of program
- Certain machine instructions influence the value of EIP

EFLAGS

- EFLAGS register consists of individual binary bits
- Can be categorized into
 - Control Flags: control the operation of CPU
 - Status Flags: reflect the outcome of arithmetic and logical operations

0	0	0	0	0	0	0	0	0	0	0	I	V	V	A	V	R	0	N	I	O	O	D	I	T	S	Z	0	A	0	P	1	C
											D	I	I	C	M	F		T	P	F	F	F	F	F	F		F		F		F	
												P	F						L													

Status Flags

- Arithmetic and Logical operations set/reset them
- Status Flags are
 - Carry Flag (CF): set when unsigned arithmetic operation produces a carry
 - Overflow Flag (OF): sets when signed arithmetic result is out of range
 - Sign Flag (SF): sets when result of operation is –ve
 - Zero Flag (ZF): sets when result of operation is zero
 - Auxiliary Flag (AF): sets when there is a carry from bit 3 to bit 4
 - Parity Flag (PF): sets when parity is even

Floating Point Unit (FPU)

- FPU performs high speed floating point operations
- Integrated into main processor chip from Intel486 onward
- Eight 80-bit floating point data registers
- All arranged as a stack

ST(0)
ST(1)
ST(2)
ST(3)
ST(4)
ST(5)
ST(6)
ST(7)

Instruction Execution Cycle (1/2)

- A program is loaded into memory before execution
- Instruction Pointer (IP) contains the address of next instruction to be executed
- Instruction Queue contains the group of instructions about to be executed
- Three basic steps in execution of a machine instruction
 - Fetch
 - Decode
 - Execute
- Two more steps if the instruction uses an operand located in memory
 - Fetch Operand
 - Store Output

Instruction Execution Cycle (2/2)

- Order of steps when instruction uses an operand located in memory
 - Instruction Fetch (IF)
 - Instruction Decode (ID)
 - Operand Fetch from Memory (OF)
 - Instruction Execute (IE)
 - Write Back in Memory (WB)
- Instruction Execution Cycle (IEC) is the combination of all above operations

Instruction Fetch

- Program Counter (PC) or IP holds address of next instruction to be executed
- Processor fetches instruction from memory pointed to by PC
- Increment PC to the next instruction
- Fetching operation concludes here

Instruction Decode

- Control Unit (CU) determines the function of the instruction
- Instruction's input operands are passed to ALU
- Signals sent to ALU to perform the desired operation

Operand Fetch from Memory

- Sometimes instructions may involve some operands located in memory
- In this case, data should be retrieved from memory
- The CU uses a memory *read* operation
- CU copies these operands into Instruction Registers which are invisible to user programs


Instruction Execute

- The instruction is ready for execution at this stage
- ALU executes the instruction
- ALU updates the status flags providing information about the result

Write Back in Memory

- The output may be required to save in memory for future uses
- CU performs a *write* operation to save this output into memory

IEC Graphical View



Next Lecture

- Overview of Intel Microprocessors
- x86 Memory Management