



Testing Circuit of the 4-bit right shift register

Load Mode (Storing Input)



Shift Mode (Shifting One-by-One)



A

B

C

D

1

2

3

4

5

1



2

3


4

5

Shift Mode (Shifting One-by-One)




$$\begin{array}{r}
 B = 0011 \\
 A = 0001 \\
 \hline
 + \quad 0100 \\
 \hline
 \end{array}$$



- State Table

Present State	Input		Next State	Output
C_i	A	B	C_{i+1}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

- State Diagram



- K – maps

C_{i+1}

	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$C_{i+1} = AB + C_i B + C_i A$$

$$= AB + C_i (A + B)$$

S


	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$S = C_i A' B' + C_i A B' + C_i' A' B + C_i' A B$$

$$= C_i B' (A' + A) + C_i' B (A' + A)$$

$$= C_i \text{ XOR } B$$


$$\begin{array}{r}
 B = 0011 \\
 A = 0101 \\
 \hline
 + \quad 0010 \\
 \hline
 \end{array}$$



- State Table

Present State	Input		Next State	Output
C _i	A	B	C _{i+1}	S
0	0	0	0	0
0	0	1	1	1
0	1	0	0	1
0	1	1	0	1
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

- State Diagram



- K – maps

B_{i+1}

	00	01	11	10
0	0	1	0	0
1	1	0	1	0

$$B_{i+1} = B_i A' B' + B'_i A' B + B_i A B$$

$$= B'_i A' B + B_i$$


D

	00	01	11	10
0	0	1	1	1
1	1	0	1	0


$$D = B'_i B + B'_i A + A B + B'_i A' B'$$

Test Cases for Q-3


$$\begin{array}{r} B = 0001 \\ A = 0011 \\ + \quad 0100 \\ \hline \end{array}$$



$$\begin{array}{r}
 B = 0101 \\
 A = 0010 \\
 \hline
 + \quad 0111 \\
 \hline
 \end{array}$$



$$\begin{array}{r}
 B = 0101 \\
 A = 0011 \\
 \hline
 - 0010
 \end{array}$$



$$\begin{array}{r}
 B = 0011 \\
 A = 0101 \\
 \hline
 - \quad 1010
 \end{array}$$

