

Today's Topics


- I/O & Mass Storage
 - Busses
 - I/O Handshaking
 - Disks (HDDs vs. SSDs)
 - Introduction to Non-Volatile Memories



Sharif University of Technology, Spring 2021

Copyright Notice

- · Parts (text & figures) of this lecture adopted from
 - Computer Organization & Design, The Hardware/Software Interface, 3rd Edition, by D. Patterson and J. Hennessey, MK publishing, 2005.
 - "Intro to Computer Architecture" handouts, by Prof. Hoe, CMU, Spring 2009.
 - "Computer Architecture & Engineering" handouts, by Prof. Kubiatowicz, UC Berkeley, Spring 2004.
 - "Intro to Computer Architecture" handouts, by Prof. Hoe, UWisc, Spring 2021.
 - "Computer Arch I" handouts, by Prof. Garzarán, UIUC, Spring 2009.





"Intro to Computer Organization" handouts, by Prof. Mahlke & Prof. Narayanasamy, Winter 2008.
Lecture 11 Sharif University of Technology, Spring 2021

Input/Output

- Fact
 - Input/outputs very slow devices
 - · Average response time: few mili-seceonds
 - CPUs very fast devices
 - · Average running time: nano-seconds
- Question:
 - How Input/Output devices are connected to CPUs?
 - I/O controller (also called I/O bridge)



Sharif University of Technology, Spring 2021

Input/Output (cont.)


- I/O Controller
 - Input/Output handshaking
 - · Interrupt
 - · Polling






ALU


RF








- Output
 - · Values written to an output register
 - · On output pins of an external port
- - · Values read from an input register
 - · At input pins of an external port
- Example: Intel microprocessors: IN /
 Lepture # Sharif University of Technology, Spring 2021 LOTUP#


























Types of Buses

- · Processor-Memory Bus
- · I/O Bus
- Backplane Bus



Types of Buses

- Processor-Memory Bus
 - Design specific
 - Short and high speed
 - Only need to match memory system
 - · Maximize memory-to-processor bandwidth
 - Connects directly to processor
 - Optimized for cache block transfers



actura 11

Sharif University of Technology, Spring 2021

Lecture 11

Sharif University of Technology, Spring 2021

Types of Buses

- · I/O Bus
 - Industry standard
 - Usually is lengthy and slower
 - Need to match a wide range of I/O devices
 - Connects to processor-memory bus or backplane bus



Lecture 11

Sharif University of Technology, Spring 202

Types of Buses

- · Backplane Bus
 - Standard or proprietary
 - A single bus used for:
 - Processor to memory communication
 - Communication between I/O devices and memory
 - Backplane is an interconnection structure within chassis




Allow processors, memory, and I/O devices to coexist


ture 11 Sharif University of Technology, Spring 2021

Types of Buses

- · Backplane Bus
 - Advantages: Simple and low cost
 - Disadvantages: slow and bus can become a major bottleneck
 - Example: IBM PC AT



Two-Bus System



- I/O buses tap into processor-memory bus via bus adaptors:
- I/O buses provide expansion slots for I/O devices



24

Main components of Intel' Chipset: Pentium II/III

- · Northbridge:
 - Handles memory
 - Graphics
- · Southbridge: I/O
 - PCI bus
 - Disk controllers
 - USB controllers
 - Audio
 - Serial I/O
- Interrupt controller
- Sharif University of Technology, Spring 2021

Delegating I/O Responsibility from CPU: DMA

- Direct Memory Access (DMA):
- CPU sends a starting address, direction, and length count to DMAC. Then issues "start".
 - External to CPU
 - Act as a maser on bus
 - Transfer blocks of data to or from memory without CPU intervention

DMAC provides handshake signals for Peripheral Controller, and Memory Addresse and handshake signals for Memory. Sharif University of Technology, Spring 2021

Bus Transactions

- Transaction Phases
 - Master requests ownership from arbiter
 - Arbiter grants ownership to master
 - Master drives address for all to see
 - A slave claims transaction
 - Master (or slave) drives data (depending on read or write) for all to see
 - Master terminates transaction and bus ownership

Sharif University of Technology, Spring 2021

Basic Bus Signals

- · CLK
 - All devices synchronized by a clock signal
- Private Signals to/from Arbiter per Master
 - REQ (output): assert to request ownership; de-assert to signal end of transaction
 - GNT (input): ownership is granted



Sharif University of Technology, Spring 2021

Basic Bus Signals

- "Broadcast" signals shared by all devices
 - AD (address/data bus, bi-directional): master drives address during the address phase, master/slave drives data during the data phase
 - Why not have separate address bus and data
- R/W (bi-directional):
 - Bus commands, e.g. read vs. write



Sharif University of Technology, Spring 2021

Synchronous Bus

- Synchronous Bus:
- Includes a clock in control lines
- A fixed protocol relative to the clock
- Advantage: little logic and very fast
- Disadvantages:
 - · Every device on the bus must run at the same clock rate
 - · To avoid clock skew, they cannot be long if they are fast





Asynchronous Bus


- · Asynchronous Bus:
- It is not clocked
- It can accommodate a wide range of devices
- It can be lengthened without worrying about clock skew
- It requires a handshaking protocol





Lecture 11




















Bus Arbitration

- · Arbitration scheme:
 - A bus master wanting to use the bus asserts the bus request
 - A bus master cannot use the bus until its request is granted
 - A bus master must signal to the arbiter after finish using the bus
- · Arbitration schemes balance two factors:
 - Bus priority: the highest priority device should be serviced first
- never be completely locked out from bus




Fairness: Even the lowest priority device should

Simple Bus Arbitration


- Master-slave arrangement:
 - Only bus master can control access to bus
 - · It initiates and controls all bus requests
 - Slave responds to read/write requests
 - Example:
 - · Processor is only bus master
 - · All bus requests controlled by processor





Daisy Chain Bus Arbitrations Scheme

- · Advantage: simple
- Disadvantages:
 - Cannot assure fairness:
 - · A low-priority device may be locked out indefinitely



Increasing Bus Bandwidth

- Separate Address and Data Lines
- · Data Bus Width
- Block Transfers



ecture 11

Sharif University of Technology, Spring 2021

Increasing Bus Bandwidth

- Separate Address and Data Lines
- vs. multiplexed address/data lines
- Address and data can be transmitted in one bus cycle if separate address and data lines are available
- Cost:
 - · More bus lines
 - · Increased complexity



Lecture 11

Sharif University of Technology, Spring 2021

Increasing Bus Bandwidth

- · Data Bus Width
- By increasing width of data bus, transfers of multiple words require fewer bus cycles
- Example: SPARCstation 20's memory bus is 128 bit wide
- Cost: more bus lines



Lecture 11

Sharif University of Technology, Spring 2021

Increasing Bus Bandwidth

- Block Transfers (Bursts Transfer)
 - Allow bus to transfer multiple words in back-to-back bus cycles
- Only one address sent at beginning
- Bus is not released until the last word is transferred
- Cost:
 - · Increased complexity
 - · Decreased response time for request



Lecture 1

Sharif University of Technology, Spring 2021

I/O System Characteristics

- Dependability
 - Particularly for storage devices
- Performance Measures
 - Latency (response time)
 - Throughput (bandwidth)
 - Desktops & embedded systems
 - Mainly interested in response time & diversity of devices
 - Servers



• Mainly interested in throughput & expandability of devices Lecture If Sharlf University of Technology, Spring 2021

I/O Device Examples

Device	Behavior	Partner	Data Rate: KB/sec
Keyboard	Input	Human	0.01
Mouse	Input	Human	0.02
Line Printer	Output	Human	1.00
Floppy disk	Storage	Machine	50.00
Laser Printer	Output	Human	100.00
Optical Disk	Storage	Machine	500.00
Magnetic Disk	Storage	Machine	5,000.00
Network-LAN	Input/Output	Machine	20 - 1,000.00
Graphics Display	Output	Human	30,000.00



Disk Storage Nonvolatile, Rotating Magnetic Storage cylinder track cylinder sector sector sector Sharif University of Technology, Spring 2021 50

Solid-State Disks (SSDs)

- · Non-Volatile Semiconductor Storage
 - 100× 1000× faster than disk (??)
 - Smaller, lower power, more robust
 - But more \$/GB (between disk and DRAM)







Lecture 1

Sharif University of Technology, Spring 2021

Flash Types

- · NOR flash: bit cell like a NOR gate
 - Random read/write access
 - Used for instruction memory in embedded systems
- NAND flash: bit cell like a NAND gate
- Denser (bits/area), but block-at-a-time access
- Cheaper per GB
- Used for USB keys, media storage, ...
- · Flash bits wears out after 1000's of accesses
 - Not suitable for direct RAM or disk replacement




- Wear leveling: remap data to less used blocks


ecture 11 Sharif University of Technology, Spring 2021

Magnetic Hard Disks

Platters


Track




















Why NVMs?

- · Computer Architecture Perspective
 - Limitations of DRAM
 - · Power wall
 - · Cost wall
 - · Scaling wall
- · Storage Perspective
 - Limitations of HDDs
 - Limitations of Flash-based SSDs



Lactura 11

Sharif University of Technology, Spring 2021

Emerging NVM Technologies

- · Ferroelectric RAM (FRAM)
- Magnetic RAM (MRAM)
- Phase Change Memory (PCM)
- Spin Torque Transfer RAM (STT-RAM)
- Resistive Random Access Memory (ReRAM/RRAM)



Lecture 11

Sharif University of Technology, Spring 202

Backup



