



- · Pipelining
- Pipelining Hazards





Sharif University of Technology, Spring 2021

Copyright Notice


- · Parts (text & figures) of this lecture adopted from
 - Computer Organization & Design, The Hardware/Software Interface, 3rd Edition, by D. Patterson and J. Hennessey, MK publishing, 2005.
 - "Intro to Computer Architecture" handouts, by Prof. Hoe, CMU, Spring 2009.
 - "Computer Architecture & Engineering" handouts, by Prof. Kubiatowicz, UC Berkeley, Spring 2004.
 - "Intro to Computer Architecture" handouts, by Prof. Hoe, UWisc, Spring 2021.
 - "Computer Arch I" handouts, by Prof. Garzarán, UIUC, Spring 2009.





Instruction Latencies and Throughput •Single-Cycle CPU Load IF ID/RR Exec Mem Wr •Multiple Cycle CPU Cycle 1 Cycle 2 Cycle 3 Cycle 4 Cycle 5 Load IF ID/RR Exec Mem Wr •Pipelined CPU















Pipeline Principles

- Principles
 - All instructions that share a pipeline must have same *stages* in same *order*
 - · -> add does nothing during Mem stage
 - · -> sw does nothing during WB stage





Pipeline Principles (cont.)


- Principles
 - All intermediate values must be latched each cycle
 - No functional block reuse for an instruction
 E.g. need 2 adders and ALU (like in single-cycle)
- IF ID EX MEM WB


Pipeline Principles


- · Question:
 - What if we wan to bypass a stage for an instruction?














Pipelining Performance

- ET = IC * CPI * CT
- · Achieve High throughput
 - Without reducing instruction latency
- Example:
 - A CPU that takes 5ns to execute an instruction pipelined into 5 equal stages
 - Latch between each stage has a delay of 0.25 ns
 - 1. Min. clock cycle time of this arch?
 - 2. Max. speedup that can be achieved by this arch (compared to single cycle arch)?



Sharif University of Technology, Spring 2021

Issues With Pipelining

- · Pipelining Creates Potential Hazards
 - What happens if two instructions need a same structure?
 - · Structure hazard
 - What happens when an instruction needs result of another instruction?
 - · Data hazard
 - What happens on a branch?
 - · Control hazard

Sharif University of Technology, Spring 2021

3


Structural Hazards

- · How?
 - Two instructions require use of a given hardware resource at same time
- Access to Memory
 - Separate instruction and data caches
- · Access to Register File
 - Multiple port register file



Lecture 8

Sharif University of Technology, Spring 2021





Handling Data Hazards


- SW Solution
 - Insert independent instructions
 - No-ops instructions
 - Code reordering
- · HW Solutions
 - Insert bubbles (i.e. stall pipeline)
 - Data forwarding
- Latch-based GPR Sharif University of Technology, Spring 2021


Dealing With Data Hazards


- Reorder code to avoid use of load result in next instruction
- C code for A = B + E; C = B + F;


























Practice

- · Which program has more IC?
- · Which one has less bubbles?
- · Which one runs faster?
- How many clock cycles?

move \$50,\$zero move \$s0,\$zero li \$s1, 100 li \$s1, 100 L1: beg \$s0, \$s1, L2 L1: add \$s2,\$s2,\$s0 add \$s2,\$s2,\$s0 addi \$s0,\$s0,1 addi \$s0,\$s0,1 bne \$s0, \$s1, L1 j L1 L2:

Sharif University of Technology, Spring 2021

Eliminating Branch Stall

- · SPARC and MIPS
 - Use a single branch delay slot to eliminate single-cycle stalls after branches
 - Instruction after a conditional branch is always executed in those machines
 - · Regardless of whether branch is taken or not!



Sharif University of Technology, Spring 2021

Branch Delay Slot and \$12, \$2, \$5 there: or . add .. Sharif University of Technology, Spring 2021

Filling Branch Delay Slot

add \$5, \$3, \$7 sub \$6,\$1,\$4 and \$7, \$8, \$2 beg \$6, \$7, there nop /* branch delay slot */ add \$9, \$1, \$2 sub \$2,\$9,\$5 there: mult \$2, \$10, \$11 Sharif University of Technology, Spring 2021

More-Realistic Branch Prediction

- · Static Branch Prediction
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - · Predict backward branches taken
 - · Predict forward branches not taken
- · Dynamic Branch Prediction
 - Hardware measures actual branch behavior
 - · e.g., record recent history of each branch
 - Assume future behavior will continue trend
 - · When wrong → stall while re-fetching & update history



Sharif University of Technology, Spring 2021

