

Computer Architecture

Hossein Asadi
Department of Computer Engineering
Sharif University of Technology
asadi@sharif.edu

Lecture 8

1

Today's Topics

- Pipelining
- Pipelining Hazards

Lecture 8

Sharif University of Technology, Spring 2021

2

Copyright Notice

- Parts (text & figures) of this lecture adopted from:
 - Computer Organization & Design, The Hardware/Software Interface, 3rd Edition, by D. Patterson and J. Hennessey, MK publishing, 2005.
 - "Intro to Computer Architecture" handouts, by Prof. Hoe, CMU, Spring 2009.
 - "Computer Architecture & Engineering" handouts, by Prof. Kubiawicz, UC Berkeley, Spring 2004.
 - "Intro to Computer Architecture" handouts, by Prof. Hoe, UWisc, Spring 2021.
 - "Computer Arch I" handouts, by Prof. Garzarán, UIUC, Spring 2009.
 - "Intro to Computer Organization" handouts, by Prof. Mahlke & Prof. Narayanasamy, Winter 2008.

Lecture 8

Sharif University of Technology, Spring 2021

3

Instruction Latencies and Throughput


•Single-Cycle CPU



•Multiple Cycle CPU



•Pipelined CPU



Lecture 8


Sharif University of Technology, Spring 2021

4

Introduction of Pipeline

Machine assembly line

Datapath of pipeline




Lecture 8

Sharif University of Technology, Spring 2021

5

Execution in a Pipelined Datapath




Lecture 8


Sharif University of Technology, Spring 2021

6

Execution in a Pipelined Datapath




Mixed Instructions in Pipeline




Pipeline Principles

- Principles
 - All instructions that share a pipeline must have same *stages* in same *order*
 - *add* does nothing during *Mem* stage
 - *sw* does nothing during *WB* stage




Pipeline Principles (cont.)

- Principles
 - All intermediate values must be latched each cycle
 - No functional block reuse for an instruction
 - E.g. need 2 adders and ALU (like in single-cycle)




Pipeline Principles


- Question:
 - What if we want to bypass a stage for an instruction?




Pipeline in Execution




Pipeline in Execution




Pipeline in Execution



Pipeline in Execution



Pipeline in Execution



Pipelining Performance

- $ET = IC * CPI * CT$
 - Achieve High *throughput*
 - Without reducing instruction *latency*
 - Example:
 - A CPU that takes 5ns to execute an instruction pipelined into 5 equal stages
 - Latch between each stage has a delay of 0.25 ns
1. Min. clock cycle time of this arch?
 2. Max. speedup that can be achieved by this arch (compared to single cycle arch)?

Lecture 8 Sharif University of Technology, Spring 2021

17

Issues With Pipelining

- Pipelining Creates Potential Hazards
 - What happens if two instructions need a same structure?
 - Structure hazard
 - What happens when an instruction needs result of another instruction?
 - Data hazard
 - What happens on a branch?
 - Control hazard

Lecture 8 Sharif University of Technology, Spring 2021

18

Structural Hazards


- How?
 - Two instructions require use of a given hardware resource at same time
- Access to Memory
 - Separate instruction and data caches
- Access to Register File
 - Multiple port register file

Lecture 8

Sharif University of Technology, Spring 2021

19

Data Hazards



Lecture 8

Sharif University of Technology, Spring 2021

20

Handling Data Hazards

- SW Solution
 - Insert independent instructions
 - No-ops instructions
 - Code reordering
- HW Solutions
 - Insert bubbles (i.e. stall pipeline)
 - Data forwarding
 - Latch-based GPR


Lecture 8

Sharif University of Technology, Spring 2021

21

Dealing With Data Hazards

- Reorder code to avoid use of load result in next instruction
- C code for $A = B + E$; $C = B + F$;




Lecture 8

Sharif University of Technology, Spring 2021

22

Dealing With Data Hazards

- Using Transparent Register File
 - Use latches rather than flip-flops in RF
 - First half-cycle: register loaded
 - Second half-cycle: new value is read into pipeline state




Lecture 8

Sharif University of Technology, Spring 2021

23

Handling Data Hazards in Hardware: Stall pipeline




Lecture 8


Sharif University of Technology, Spring 2021

24


Reducing Data Hazards Through Forwarding



Control or Branch Hazard




Stalling for Branch Hazards




Reducing Branch Delay


It's easy to reduce stall to 2-cycles




Stalling for Branch Hazards



One-Cycle Branch Misprediction Penalty



Stalling for Branch Hazards



Lecture 8

Sharif University of Technology, Spring 2021

31

Practice

- Which program has more IC?
- Which one has less bubbles?
- Which one runs faster?
- How many clock cycles?

move \$s0,\$zero	move \$s0,\$zero
li \$s1, 100	li \$s1, 100
L1: beq \$s0, \$s1, L2	L1: add \$s2,\$s2,\$s0
add \$s2,\$s2,\$s0	addi \$s0,\$s0,1
addi \$s0,\$s0,1	bne \$s0, \$s1, L1
j L1	L2:
L2:	

Lecture 8

Sharif University of Technology, Spring 2021

32

Eliminating Branch Stall


- SPARC and MIPS
 - Use a single branch delay slot to eliminate single-cycle stalls after branches
 - Instruction after a conditional branch is *always executed* in those machines
 - Regardless of whether branch is taken or not!

Lecture 8

Sharif University of Technology, Spring 2021

33

Branch Delay Slot



Branch delay slot instruction (next instruction after a branch) is executed even if the branch is taken.

Lecture 8

Sharif University of Technology, Spring 2021

34

Filling Branch Delay Slot

```
add $5, $3, $7
sub $6, $1, $4
and $7, $8, $2
beq $6, $7, there
nop /* branch delay slot */
add $9, $1, $2
sub $2, $9, $5
...
there:
mult $2, $10, $11
```

Lecture 8

Sharif University of Technology, Spring 2021

35

More-Realistic Branch Prediction

- **Static Branch Prediction**
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - Predict backward branches taken
 - Predict forward branches not taken
- **Dynamic Branch Prediction**
 - Hardware measures actual branch behavior
 - e.g., record recent history of each branch
 - Assume future behavior will continue trend
 - When wrong → stall while re-fetching & update history

Lecture 8

Sharif University of Technology, Spring 2021

36

Backup



Lecture 8

Sharif University of Technology, Spring 2021

37