

Computer Architecture

Hossein Asadi
Department of Computer Engineering
Sharif University of Technology
asadi@sharif.edu

Lecture 5

1

Today's Topics

- Data Path Design

Lecture 5

Sharif University of Technology, Spring 2021

2

Copyright Notice

- Parts (text & figures) of this lecture adopted from:
 - Computer Organization & Design, The Hardware/Software Interface, 3rd Edition, by D. Patterson and J. Hennessey, MK publishing, 2005.
 - "Intro to Computer Architecture" handouts, by Prof. Hoe, CMU, Spring 2009.
 - "Computer Architecture & Engineering" handouts, by Prof. Kubiawicz, UC Berkeley, Spring 2004.
 - "Intro to Computer Architecture" handouts, by Prof. Hoe, UWisc, Fall 2009.
 - "Computer Arch I" handouts, by Prof. Garzarán, UIUC, Spring 2009.

Lecture 5

Sharif University of Technology, Spring 2021

3

Datapath


- Datapath?
 - A functional unit used to **operate on** or **hold data** within a processors
- Datapath Elements in MIPS
 - Instruction memory
 - Data memory
 - Register file
 - ALU
 - Adders
- Control Unit
 - Schedule data movements in datapath

Lecture 5

Sharif University of Technology, Spring 2021

4

Datapath (cont.)




Lecture 5

Sharif University of Technology, Spring 2021

5

Abstract View of MIPS Implementation




Lecture 5

Sharif University of Technology, Spring 2021

6

Register File




Lecture 5

Sharif University of Technology, Spring 2021

13

Datapath Elements

- Register File (RF)
 - Also called, General Purpose Registers (GPR)
 - Up to three indices as inputs
 - 32-bit write input data
 - Two 32-bit outputs




Lecture 5

14

Datapath Elements (cont.)

- Question 1:
 - How read & write can be accomplished in one clock cycle without data contention?




Lecture 5

Sharif University of Technology, Spring 2021

15

Datapath Elements (cont.)

- Question 2:
 - How two simultaneous read operations possible?




Lecture 5

Sharif University of Technology, Spring 2021

16

ALU




Lecture 5

Sharif University of Technology, Spring 2021

17

Reminder: Addressing Modes



Lecture 5


Sharif University of Technology, Spring 2021

18

Datapath Elements (cont.)

- ALU

- Two 32-bit inputs
- One 32-bit output
- 4-bit operation selector
- Zero?




Lecture 5

Sharif University of Technology, Spring 2021

19

Data Memory (D-Cache)



- Address provided by ALU
- Data provided by RF on write
 - $M[MAR] \leftarrow GPR[rt]$
- Data sent to RF on read
 - $GPR[rt] \leftarrow M[MAR]$

Lecture 5


Sharif University of Technology, Spring 2021

20

Datapath Elements (cont.)

- Data Memory Unit

- Address
 - Loads/store: $MAR = GPR[rs] + imm16$
- 32-bit write data
 - Write data $\leftarrow GPR[rt]$
- 32-bit read data
 - $GPR[rt] \leftarrow$ Read data
- MemRead signal
- MemWrite signal



Lecture 5

Sharif University of Technology, Spring 2021

21

Discussion


- Compare MemRead and MemWrite Activation Process in Following Cases
 - Case A: separate I-cache & D-cache with separate data bus
 - Case B: separate I-cache & D-cache with common data bus
 - Case C: unified I-cache & D-cache

Lecture 5

Sharif University of Technology, Spring 2021

22

Abstract View of MIPS Implementation



- How about this adder?
- Used on Jump instructions
 - Sequential instructions
 - $PC \leftarrow PC + 4$
 - Jump instructions
 - $PC \leftarrow PC + 4 + (address \ll 2)$

Lecture 5


Sharif University of Technology, Spring 2021

23

Datapath Elements (cont.)

- Branch Unit

- Sign extend unit
- Adder
- Shifter
- Do we need a shifter here?




Lecture 5

24

Practice

- In Following Circuit:
- Draw sign-extend & shift logic




Lecture 5

25

Address Bus & Data Bus

- Address bus
- Data bus
- Both of them part of datapath




Lecture 5

Sharif University of Technology, Spring 2021

26

Combining Datapaths

How to combine different datapaths?




Lecture 5

Sharif University of Technology, Spring 2021

27

Combining Datapaths (cont.)

- How to have different datapaths for different instruction?



R-type

Store


Lecture 5

Sharif University of Technology, Spring 2021


28

Combining Datapaths (cont.)

- How to have different datapaths for different instruction?



- Use a multiplexer




Lecture


29

Combining Datapaths (cont.)

- Merging R-type datapath with load/store datapath using multiplexer



All Together: Single Cycle Datapath



How to select read/write?
How to select different datapaths?

Lecture 5

Sharif University of Technology, Spring 2021

31

Practice

- Question:
 - Could we swap rs, rt, & rd bits to have easier datapath design?
 - In other words, can we remove RegDst MUX?

Lecture 5

Sharif University of Technology, Spring 2021

32

Practice: Answer

- R-type
 - rs & rt: read index bits
 - rd: write index bits
- lw:
 - rs: read index bits
 - rt: write index bits
- sw:
 - rs & rt: read index bits

Lecture 5


Sharif University of Technology, Spring 2021

33

Reminder: Instruction Encoding


R-TYPE

- add rd, rs, rt
- sub, and, or, slt




LOAD / STORE

- lw rt, rs, imm
- sw rt, rs, imm



BRANCH

- beq rs, rt, imm




Lecture 5

Sharif University of Technology, Spring 2021

34

All Together: Single Cycle Datapath




How to select read/write?
How to select different datapaths?

Lecture 5

Sharif University of Technology, Spring 2021

35


Abstract View of MIPS Implementation: Control



36

Datapath for Reg-Reg Operations

- $GPR[rd] \leftarrow GPR[rs] \text{ op } GPR[rt]$
- Example: `add rd, rs, rt`
- ALU operation signal depends on op and funct



ALU operation and RegWrite control logic after decoding instruction


Lecture 5

Sharif University of Technology, Spring 2021

37

Datapath for Load Operations

- $GPR[rt] \leftarrow \text{Mem}[GPR[rs] + \text{SignExt}[\text{imm16}]]$
- Example: `lw rt, rs, imm16`




Lecture 5

Sharif University of Technology, Spring 2021

38

Datapath for Store Operations


- $\text{Mem}[GPR[rs] + \text{SignExt}[\text{imm16}]] \leftarrow GPR[rt]$
- Example: `sw rt, rs, imm16`



39

Datapath for Branch Operations

- `beq rs, rt, imm16`




Lecture

Should we connect "Zero" signal to PCsrc selector?

40

R-Format Datapath (e.g. add)




Need ALUSrc=1, ALUop="add", MemWrite=0, MemToReg=0, RegDst = 0, RegWrite=1 and PCsrc=1.

Lecture 5

Sharif University of Technology, Spring 2021

41

Load Datapath




What control signals do we need for load??

Lecture 5

Sharif University of Technology, Spring 2021

42

Store Datapath




Lecture 5

Sharif University of Technology, Spring 2021

43

beq Datapath




Lecture 5

Sharif University of Technology, Spring 2021

44

Putting it All Together



We have everything except details for generating control signals

Lecture 5

Sharif University of Technology, Spring 2021

45

Backup



Lecture 5

Sharif University of Technology, Spring 2021

46