

# Computer Architecture

Hossein Asadi  
Department of Computer Engineering  
Sharif University of Technology  
[asadi@sharif.edu](mailto:asadi@sharif.edu)

Lecture 4

1

## Today's Topics

- Adders
  - Ripple carry
  - Carry select adder
  - Carry-look-ahead adder
- Multipliers
  - Combinational multiplier
  - Sequential multiplier
  - Booth multiplier

Lecture 4

Sharif University of Technology, Spring 2021

2

## Copyright Notice


- Parts (text & figures) of this lecture adopted from:
  - Computer Organization & Design, The Hardware/Software Interface, 3<sup>rd</sup> Edition, by D. Patterson and J. Hennessey, MK publishing, 2005.
  - "Intro to Computer Architecture" handouts, by Prof. Hoe, CMU, Spring 2009.
  - "Computer Architecture & Engineering" handouts, by Prof. Kubiawicz, UC Berkeley, Spring 2004.
  - "Intro to Computer Architecture" handouts, by Prof. Hoe, UWisc, Spring 2021.
  - "Computer Arch I" handouts, by Prof. Garzarán, UIUC, Spring 2009.
  - "Intro to Computer Organization" handouts, by Prof. Mahlke & Prof. Narayanasamy, Winter 2008.

Lecture 4

Sharif University of Technology, Spring 2021

3

## Unsigned Binary Addition


• Overflow =  $c_4$ 

Lecture 4

Sharif University of Technology, Spring 2021

4

## 2's Complement Addition

• Overflow =  $(a_3 \text{ xor } b_3) \neq 0 : (a_3 \text{ xor } s_3)$ 


Lecture 4

Sharif University of Technology, Spring 2021

5

## 2's Complement Subtraction

- Subtraction
  - Similar to adding negative number




Lecture 4

Sharif University of Technology, Spring 2021

6

## Analysis of an "n-bit" Ripple-Carry (RC) Adder

- Size/Complexity
  - $n * \text{SizeOf(Full Adder)}$
  - $O(n)$
- Critical Path Delay
  - $n * \text{DelayOf(Full Adder)}$
  - $n * 2 * \text{gate delay}$
  - $O(n)$



Lecture 4

Sharif University of Technology, Spring 2021

7

## High-Performance Adders

- Question:
  - Any adder running faster than RC adder?
  - How to reduce carry propagation delay?
- Answer:
  - Compute intermediate carry signal
  - E.g., compute C1, C2, and C3 in parallel


Lecture 4

Sharif University of Technology, Spring 2021

8

## Carry-Select Adder (CSA)

- Delay
  - $8 * D_{FA} + D_{mux}$
- Cost
  - $24 * F$




Lecture 4

Sharif University of Technology, Spring 2021

9

## Multi-Stage CSA

- Delay
  - $4 * D_{FA} + 3 * D_{mux}$
- Cost
  - $28 * FA + 3 * Mux$



10

## Multi-Stage CSA (cont.)

- K-Stage n-bit CSA
- Delay
  - $(n/k) * D_{FA} + (k-1) * D_{mux}$
- Cost
  - $N * \{(2k-1)/k\} * FA + (k-1) * Mux$

Lecture 4

Sharif University of Technology, Spring 2021

11

## Carry Generate & Propagate

- If  $a_i \cdot b_i = 1 \Rightarrow C_{out} = 1$  regardless of  $C_{in}$ 
  - Carry generate
- If  $a_i \oplus b_i = 1 \Rightarrow C_{out} = C_{in}$ 
  - Carry propagate
- We define
  - $G_i = a_i \cdot b_i$  (Generate)
  - $P_i = a_i \oplus b_i$  (Propagate)
  - $\Rightarrow C_{i+1} = G_i + P_i \cdot C_i$

Lecture 4

Sharif University of Technology, Spring 2021

12

## Carry Look-Ahead Adder


- $C_1 = G_0 + P_0.C_0$
- $C_2 = G_1 + P_1.C_1 = G_1 + P_1.(G_0 + P_0.C_0)$   
 $= G_1 + P_1.G_0 + P_1.P_0.C_0$
- $C_3 = G_2 + P_2.G_1 + P_2.P_1.G_0 + P_2.P_1.P_0.C_0$
- $C_4 = G_3 + P_3.G_2 + P_3.P_2.G_1 + P_3.P_2.P_1.G_0 + P_3.P_2.P_1.P_0.C_0$



Lecture 4

Sharif University of Technology, Spring 2021

13



- $C_1 = G_0 + P_0.C_0$
- $C_2 = G_1 + P_1.G_0 + P_1.P_0.C_0$
- $C_4 = G_3 + P_3.G_2 + P_3.P_2.G_1 + P_3.P_2.P_1.G_0 + P_3.P_2.P_1.P_0.C_0$



Lecture 4

Sharif University of Technology, Spring 2021

14

## Carry Look-Ahead Adder (cont.)

- Delay Complexity
  - $O(\log n)$
- Size Complexity
  - $O(n^2)$
- Manageable for Small  $n$ 's
- Can be used in **Two-Level CLA Adders**
  - 16-bit adder using 4-bit CLA modules



Lecture 4

Sharif University of Technology, Spring 2021

15

## Carry Look-Ahead Adder (cont.)

- $D_g$ : Delay of a Single Gate
- At each Stage
  - $D_g$  for generating all  $P_i$  and  $G_i$
  - $2*D_g$  for generating all  $C_i$  (2-level gate)
  - $2*D_g$  for generating all  $S_i$  (2-level gate)
- Total Delay:  $5*D_g$  (independent of  $n$ )
  - Issue?
    - $D(\text{gate with } f_{\text{in}}=32) \gg D(\text{gate w } f_{\text{in}}=2)$
  - [Copyright I. Kormen, umass, spring'08]



Lecture 4

Sharif University of Technology, Spring 2021

16

## Carry Look-Ahead Adder (cont.)

- $n$  Stages Divided into Groups
  - Separate CLA in each group
  - Group interconnected by RC
- Example: Group Size = 4
  - $D_g$  for generating all  $P_i$  and  $G_i$
  - $2*D_g$  to propagate carry through a group
  - $(n/4)*2*D_g$  to propagate carry using RC
  - $2*D_g$  to generate  $S_i$
  - Total:  $[2(n/4)+3]*D_g = [n/2+3]*D_g \rightarrow$
  - 75% reduction compared to full RC



Lecture 4

Sharif University of Technology, Spring 2021

17

## Multiplier

- Combinational Multiplier
  - Also called array multiplier
- Shift-Add Multiplier
- Booth Multiplier




Lecture 4

Sharif University of Technology, Spring 2021

18

## Combinational Multiplier




Lecture 4

Sharif University of Technology, Spring 2021

19

## Shift-Add Multiplier



Lecture 4

Sharif University of Technology, Spring 2021

20

## Booth's Algorithm

- Example  $2 \times 6 = 0010 \times 0110$ :

```

      0010
x   0110
+   0000 shift (0 in multiplier)
+   0010 add (1 in multiplier)
+   0010 add (1 in multiplier)
+   0000 shift (0 in multiplier)
-----
00001100

```

- ALU with add or subtract gets same result in more than one way:

```

6      = -2 + 8
0110   = -00010 + 01000 = 11110 + 01000

```

- For example

```

      0010
x   0110
+   0000 shift (0 in multiplier)
-   0010 sub (first 1 in multiply)
+   0000 shift (mid string of 1s)
+   0010 add (prior step had last 1)
-----
00001100

```

## Booth's Algorithm (cont.)

Current Bit	Bit to Right	Explanation	Example	Op
1	0	Begins run of 1s	000111 <u>1</u> 000	sub
1	1	Middle of run of 1s	00011 <u>1</u> 1000	none
0	1	End of run of 1s	000 <u>1</u> 111000	add
0	0	Middle of run of 0s	00 <u>0</u> 1111000	none

- Originally developed for Speed
- When shift was faster than add

Lecture 4

Sharif University of Technology, Spring 2021

22

## Booth Encoding: Example

1	0	0	1	1	1	1	0	1	0
-1	0	1	0	0	0	-1	1	-1	0

Lecture 4

Sharif University of Technology, Spring 2021

23

## Booth's Algorithm: Example

- Example
  - multiply  $(-5) \times 2$
- Let's use 5-bit 2's complement:
  - A: -5 is 11011 (multiplier)
  - B: 2 is 00010 (multiplicand)

Lecture 4

Sharif University of Technology, Spring 2021

24

## Beginning Product

- Multiplier is:  
**11011**
- Add 5 leading zeros to **multiplier** to get **beginning product**:  
**00000 11011**



Lecture 4

Sharif University of Technology, Spring 2021

25

## Step 1 for each pass

- Use **LSB** (least significant bit) and **previous LSB** to determine arithmetic action
  - If it is **FIRST** pass, use **0** as previous LSB
- Possible arithmetic actions:
  - **00** → no arithmetic operation
  - **01** → add multiplicand to left half of product
  - **10** → subtract multiplicand from left half of product
  - **11** → no arithmetic operation



Lecture 4

Sharif University of Technology, Spring 2021

26

## Step 2 for Each Pass

- Perform an **arithmetic right shift** (ASR) on entire product
- Note:
  - For X-bit operands, Booth's algorithm requires X passes



Lecture 4

Sharif University of Technology, Spring 2021

27

## Example

- Let's continue with our example of multiplying **(-5) x 2**
- Remember:
  - 5 is 11011 (multiplier)
  - 2 is 00010 (multiplicand)
- And we added 5 leading zeros to **multiplier** to get **beginning product**:  
**00000 11011**



Lecture 4

Sharif University of Technology, Spring 2021

28

## Example

- Initial Product and **previous LSB**  
**00000 11011 0**  
(Note: Since this is first pass, we use 0 for previous LSB)
- Pass 1, Step 1: Examine last 2 bits  
**00000 1101**1** 0**  
Last two bits are **10**, so we need to:  
subtract **multiplicand** from left half of product



Lecture 4

Sharif University of Technology, Spring 2021

29

## Example: Pass 1 (cont.)

- Pass 1, Step 1: Arithmetic action  
**(1)** **00000** (left half of product)  
**-00010** (multiplicand)  
**11110** (uses a phantom borrow)
- Place result into **left half** of product  
**11110 11011 0**



Lecture 4

Sharif University of Technology, Spring 2021

30

### Example: Pass 1 (cont.)

- Pass 1, Step 2: ASR (arithmetic shift right)
  - Before ASR  
11110 11011 0
  - After ASR  
11111 01101 1  
(left-most bit was 1, so a 1 was shifted in on the left)
- Pass 1 is complete



Lecture 4

Sharif University of Technology, Spring 2021

31

### Example: Pass 2

- Current Product and previous LSB  
11111 01101 1
- Pass 2, Step 1: Examine last 2 bits  
11111 01101 1  
Last two bits are 11, so we do NOT need to perform an arithmetic action -- just proceed to step 2.



Lecture 4

Sharif University of Technology, Spring 2021

32

### Example: Pass 2 (cont.)

- Pass 2, Step 2: ASR (arithmetic shift right)
  - Before ASR  
11111 01101 1
  - After ASR  
11111 10110 1  
(left-most bit was 1, so a 1 was shifted in on left)
- Pass 2 is complete



Lecture 4

Sharif University of Technology, Spring 2021

33

### Example: Pass 3

- Current Product and previous LSB  
11111 10110 1
- Pass 3, Step 1: Examine last 2 bits  
11111 10110 1  
Last two bits are 01, so we need to: add multiplicand to left half of product



Lecture 4

Sharif University of Technology, Spring 2021

34

### Example: Pass 3 (cont.)

- Pass 3, Step 1: Arithmetic action
 

<del>(1)</del> 11111	(left half of product)
+00010	(multiplicand)
00001	(drop the leftmost carry)
- Place result into left half of product  
00001 10110 1



Lecture 4

Sharif University of Technology, Spring 2021

35

### Example: Pass 3 (cont.)

- Pass 3, Step 2: ASR (arithmetic shift right)
  - Before ASR  
00001 10110 1
  - After ASR  
00000 11011 0  
(left-most bit was 0, so a 0 was shifted in on left)
- Pass 3 is complete



Lecture 4

Sharif University of Technology, Spring 2021

36

### Example: Pass 4

- Current Product and **previous LSB**

00000 11011 0

- Pass 4, Step 1: Examine last 2 bits

00000 1101**1** 0

Last two bits are **10**, so we need to:  
subtract **multiplicand** from left half of product



Lecture 4

Sharif University of Technology, Spring 2021

37

### Example: Pass 4 (cont.)

- Pass 4, Step 1: Arithmetic action

(1) 00000 (left half of product)  
 $\begin{array}{r} -00010 \\ 11110 \end{array}$  (multiplicand)  
 11110 (uses a phantom borrow)

- Place result into **left half** of product

11110 11011 0



Lecture 4

Sharif University of Technology, Spring 2021

38

### Example: Pass 4 (cont.)

- Pass 4, Step 2: ASR (arithmetic shift right)

– Before ASR

11110 11011 0

– After ASR

11111 01101 1

(left-most bit was 1, so a 1 was shifted in on left)

- Pass 4 is complete



Lecture 4

Sharif University of Technology, Spring 2021

39

### Example: Pass 5

- Current Product and **previous LSB**

11111 01101 1

- Pass 5, Step 1: Examine last 2 bits

11111 0110**1** 1

The last two bits are **11**, so we do NOT need  
to perform an arithmetic action --  
just proceed to step 2.



Lecture 4

Sharif University of Technology, Spring 2021

40

### Example: Pass 5 (cont.)

- Pass 5, Step 2: ASR (arithmetic shift right)

– Before ASR

11111 01101 1

– After ASR

11111 10110 1

(left-most bit was 1, so a 1 was shifted in on left)

- Pass 5 is complete



Lecture 4

Sharif University of Technology, Spring 2021

41

### Final Product

- We have completed 5 passes on 5-bit  
operands, so we are done.

- Dropping the **previous LSB**, resulting  
**final product** is:

11111 10110



Lecture 4

Sharif University of Technology, Spring 2021

42

## Verification

- To confirm we have correct answer, convert the 2's complement **final product** back to decimal
- Final product: **11111 10110**
- Decimal value: **-10**  
which is **CORRECT** product of:  
 **$(-5) \times 2$**



Lecture 4

Sharif University of Technology, Spring 2021

43

## Backup



Lecture 4

Sharif University of Technology, Spring 2021

44