

### What Learned So Far?

- · Lecture 1
  - Review
    - ISA, computer organization, & addressing modes
  - uArchictecure
  - uArch basic blocks



actura 7

Sharif University of Technology, Spring 2021

### What Learned So Far? (cont.)

- · Lecture 2
  - Performance metrics
    - · Latency, throughput, MIPS, & MFLOPS
  - CPU time
    - · CPI, IC, & clock cycle time
  - Performance evaluation
  - Standard benchmarks
  - Speedup
- Amdahl law

Lecture 7

Sharif University of Technology, Spring 2021

### What Learned So Far? (cont.)

- · Lecture 3
  - Register level transfer language (RTL)
  - Micro-operations
  - Bus transfer & bus implementation



Lecture 7

Sharif University of Technology, Spring 202

### What Learned So Far? (cont.)

- Lecture 4
  - Arithmetic Implementations
  - Ripple Carry (RC) Adder
  - Carry Select Adder (CSA)
  - Carry Look-Ahead (CLA) Adder
  - Combinational Multiplier
  - Sequential Multiplier
  - Booth Multiplier



Lecture 7

Sharif University of Technology, Spring 2021

### What Learned So Far? (cont.)

- Lecture 5
  - Single-cycle datapath design
  - Datapath elements
    - PC, I-Mem, D-Mem, ALU, GPR, address bus, & data bus
  - Combining datapaths
  - Datapath for reg-reg operations
  - Datapath for load/store operations
- Datapath for branch operations



Sharif University of Technology, Spring 2021

### What Learned So Far? (cont.)

- · Lecture 6
  - Control logic design for single-cycle CPU
  - ALU control design
  - Processor main control unit design
  - Implementing unconditional branch



Sharif University of Technology, Spring 2021

### Today's Topics

- · Efficiency of Single-Cycle Datapath
- · Multi-Cycle Datapath Design



Sharif University of Technology, Spring 2021

### Copyright Notice

- · Parts (text & figures) of this lecture adopted from
  - Computer Organization & Design, The Hardware/Software Interface, 3<sup>rd</sup> Edition, by D. Patterson and J. Hennessey, Morgan Kaufmann publishing, 2005.
  - "Intro to Computer Architecture" handouts, by Prof. Hoe, CMU, Spring 2009.
  - "Computer Architecture & Engineering" handouts, by Prof. Kubiatowicz, UC Berkeley, Spring 2004.
  - "Intro to Computer Architecture" handouts, by Prof. Hoe, UWisc, Fall 2009.
  - "Computer Arch I" handouts, by Prof. Garzarán, UIUC, Spring 2009. Lecture 7 Sharif University of Technology, Spring 2021



### Performance of Single-Cycle uArch


- · Simple but Inefficient Performance
- · Why?
  - Clock cycle determined by longest possible path
  - Clock cycles of all instructions same length
    - CPI = 1
- Longest Possible Path?



- Load datapath


Sharif University of Technology, Spring 2021

### Single-Cycle CPU Clock Cycle Time



### Definition


· Setup & Hold Time





### Definition

- · Critical Path
  - A path through combinational circuit that takes as long or longer than any other



### Multicycle Implementation

Goal: Balance amount of work done each cycle

	I cache	Decode, R-Read	ALU	PC update	D cache	R- Write	Total
R-type	1	1	.9	-	-	.8	3.7
Load	1	1	.9	-	1	.8	4.7
Store	1	1	.9	-	1	-	3.9
beq	1	1	.9	.1	-	-	3.0

- · Load needs 5 cycles
- Store and R-type need 4
- beq needs 3

Lecture 7

ecture /

Sharif University of Technology, Spring 2021

Will Multi-Cycle Design be Faster?

					l		· · · · · · · · · · · · · · · · · · ·	
	I cache	Decode, R-read	ALU	PC update	D cache	R-write	Total	3
R-type	1	1	.9	-	-	.8	3.7	
Load	1	1	.9	-	1	.8	4.7	1
Store	1	1	.9	-	1	-	3.9	١
beg	1	1	.9	.1	-	-	3.0	)

Let's assume setup + hold time = 100ps = 0.1 ns

Single Cycle Design:

Clock cycle time = 4.7 + 0.1 = 4.8 ns

time/inst = 1 cycle/inst \* 4.8 ns/cycle = 4.8 ns/inst

Multicycle Design:

Clock cycle time = 1.0 + 0.1 = 1.1

time/inst = CPI \* 1.1 ns/cycle Lecture 7 Sharif University of Technology, Spring 2021

### Will Multi-Cycle Design be

### Faster? (cont.)

	Cycles needed	Instruction frequency	What is CPI assumin
R-type	4	60%	this instruction mix?
Load	5	20%	CPI = 4*0.6 + 5*0.2
Store	4	10%	+ 4*0.1 + 3*0.1 = 4.1
bea	3	10%	1

Let's assume setup + hold time = 0.1 ns

Single Cycle Design:

Clock cycle time = 4.7 + 0.1 = 4.8 ns

time/inst = 1 cycle/inst \* 4.8 ns/cycle = 4.8 ns/inst

Multicycle Design:

Clock cycle time = 1.0 + 0.1 = 1.1

time/inst = CPI \* 1.1 ns/cycle = 4.1 \* 1.1 = 4.5 Lecture 7 Sharif University of Technology, Spring 2021

### Will Multi-Cycle Design be Faster? (cont.)

- · Much Smaller Clock Cycle Time
- Compared to single-cycle datapath
- Possibly Faster Runtime
- Compared to single-cycle datapath
- Depends on:
  - · How partitioning is performed
  - Frequency of instructions in benchmark programs



Lecture

Sharif University of Technology, Spring 2021


Partitioning Single-Cycle


Design


IF ID & Reg Read Ex Mem


PCSrd


Add Address Register 1
Read Register 1
Read Register 1
Read Register 2
Read Register 1
Read Register 2
Read Register 2
Read Register 2
Read Register 2
Read Register 3
Read Register 2
Read Register 3
Read Register 2
Read Register 3
Read































# Read & Write Control Signals • Memory - Write signal required - Read signal required • If simultaneous read and write not possible • Twice decode circuitry for simultaneous RD/WR • PC - If write signal = 1 • PC incremented by 4 in IF & ID cycles • PC may capture wrong address in other cycles Lecture 7 Sharif University of Technology, Spring 2021 29











Cycle 2: ID & RF Cycle

A <= GPR[IR[25-21]]
B <= GPR[IR[20-16]]

ALUout <= PC + (SignEx(IR[15-0]) << 2)

• Question 1:

- We fetch A & B from GPR even though we don't know if they will be used.

- Why?

Lecture 7 Sharif University of Technology, Spring 2021

35

Cycle 2: ID & RF Cycle

A <= GPR[IR[25-21]]

B <= GPR[IR[20-16]]

ALUout <= PC + (SignEx(IR[15-0]) << 2)

• Question 2:

• We compute target address even though we don't know if it will be used.

• Operation may not be branch

• Even if it is, branch may not be taken

• Why?

Lecture 7 Sharif University of Technology, Spring 2021

36

### Cycle 2: ID & RF Cycle

A <= GPR[IR[25-21]] B <= GPR[IR[20-16]]

ALUout <= PC + (SignEx(IR[15-0]) << 2)

### Question 3:

- Control signals computed in Cycle 2. However, IorD signal used in Cycle 1. How this is possible?



Lecture 7

Sharif University of Technology, Spring 2021

Cycle 2: ID & RF Cycle

A <= GPR[IR[25-21]] B <= GPR[IR[20-16]]

ALUout <= PC + (SignEx(IR[15-0]) << 2)

### Answer:

- Everything up to this point must be instruction-independent
  - Because we haven't decoded instruction
- GPR and ALU are available in cycle 2 so we can use them up to fetch A & B and to calculate target branch address



notuno 7

Sharif University of Technology, Spring 2021

38

Control for First Two Cycles

Instruction Fetch, state 0

Instruction Decode, state 1

MemRead
ALUsrch = 0
InPurite
ALUsrch = 01
Author = 0
After cycle two, we can treat different instructions separately


Memory Inst
FSM


Specification of Control


Using a Finite State Machine (FSM)

Lecture 7 Sharif University of Technology, Spring 2021


39










### R-type Instructions • Cycle 3 (EXecute) ALUout = A op B • Cycle 4 (WriteBack) GPR[IR[15-11]] = ALUout R-type instruction is finished



















































### Multi-Cycle Control Unit Implementation (cont.)

- · State Register (53~50)
- Control Logic
  - Combinational logic
  - Inputs?
  - Outputs?





Sharif University of Technology, Spring 2021



### Multi-Cycle Control Unit Implementation (cont.)

- Control Logic Outputs
  - Control signals: PCWrite, IorD, ...
    - · Depends only on current state
  - NS3~NS0





### Multi-Cycle Control Unit Implementation in ROM

- ROM
  - Can be used to implement control unit
  - # of inputs: 10
  - # of outputs: 20
  - Use a ROM with:

  - · Address width: 10
    - · Data width: 20
    - ROM size: 20\*210 = 20Kb
    - · 1024 entries

### Multi-Cycle Control Unit Implementation in ROM (cont.)

- · Question:
  - Can we use smaller ROM(s) to implement control unit?
- Answer: 2 Separate ROMs
  - First ROM: 16\*24 = 256b
  - # of inputs: 4
  - # of outputs: 16
  - Second ROM: 4\*210 = 4Kb
    - # of inputs: 10 • # of outputs: 4
- Total ROM size: 4.3Kb



### Implementing Multi-Cycle Control Using Micro-Program

- · Cons of ROM Implementation
  - 95% of ROM used to indicate next state · 4Kbits
  - What if we have more complex ISA?
    - FP instructions which may take several cycles
- Example:
  - Consider an FSM which requires 10 FFs
    - · What would be size of ROM?

### ₩ What's Solution?

Lecture 7

Sharif University of Technology, Spring 2021

# Implementing Multi-Cycle Control Using Micro-Program (cont.) ROM Control Words - Micro-instructions State Register - Micro-program counter - Also called: - Microcode sequencer Lecture 7 Sharif University of Technology, Spring 2021 Lecture 7 Sharif University of Technology, Spring 2021 ROM Control Words - PLA or ROM - PLA or

### 

### Microprogramming (cont.)

- A Convenient Method to Implement structured control state diagrams
  - Random logic replaced by  $\mu\text{-PC}$  sequencer and ROM
  - Each line of ROM called a  $\mu$ -instruction
  - Limited state transitions:
    - Branch to zero, next sequential, branch to µinstruction address from displatch ROM



ecture 7

Sharif University of Technology, Spring 2021

Main ADD SIJB This can changel

Memory DATA SIJB This can changel

DATA one of these is mapped into one of these is mapped into one of these

Execution unit

CPU control Memory AND microsequence e.g., Fetch Calc Operand Addr Fetch Operand(s) Calculate Save Answer(s)

Lecture 7 Shate University of Technology, Spring 2021 71

### Microprogramming (cont.)

- 80x86 Instructions
  - -Instructions translate to 1 to 4 microoperations
- Complex 80x86 Instructions
  - -Executed by a conventional microprogram (8K  $\times$  72 bits) that issues long sequences of micro-operations



Lecture 7

Sharif University of Technology, Spring 2021

### Hardwired vs. Micro-Programmed

- · Micro-Programmed
  - Can change micro-operations without changing circuit (just by reprogramming ROM)
  - Easier design approach
  - More disciplined control logic
    - Easier to debug
  - Enables more complex ISA
  - Enables family of machines with same ISA
- Hard-Wired
  - Area efficient
  - Probably less delay
    Lecture 7 Sharif University of Technology, Spring 2021

