
# ساختار و زبان کامپیوتر

فصل پنمی زبان اسمبلی 32-MIPS



### Copyright Notice

Parts (text & figures) of this lecture are adopted from:

© D. Patterson & J. Hennessey, "Computer

Organization & Design, The Hardware/Software

Interface", 5<sup>th</sup> Ed., MK publishing, 2014

#### MIPS-32 Processor

- 32-Bit Processor
  - Registers 32 bits
  - Arithmetic & logical operations 32 bits
- Load/Store ISA
  - Only load/store instructions can access memory
    - Arithmetic/logical instructions no access to memory
- o 32-Bit Instruction Length


### Memory Organization

- Organized as array of bytes or words
  - One Byte = 8 bits
  - Byte is smallest addressable entry in memory
- Possible Organizations

  - Byte addressable, word accessible
  - Word addressable, word accessible

## MIPS Memory Organization

- MIPS Uses Words (4 bytes)
  - Words start at addresses that are multiples of 4
  - This is called alignment restriction
  - Addresses are byte-based addressing




### Big Endian vs. Little Endian

- How a multiple byte data word stored in memory
- Big Endian
  - Most significant byte of a multi-byte word is stored at lowest memory address (e.g. Sun Sparc, PowerPC)
- O Little Endian
  - Least significant byte of a multi-byte word is stored at lowest memory address (e.g. Intel x86)
  - LLL (Least significant in Lowest address)



### Example of Endianness

Store 0x87654321 at address 0x0000, byte-addressable



### Why Worry?

- Two computers with different byte orders may be communicating
- Failure to account for varying endianness → hard to detect bug
- Read a 32-bit value and store it in a 32bit register
  - Do I need to know Endianness? (No)
- Endianness only makes sense when you are breaking up a multi-byte quantity

## MIPS Design Principles

- 1. Simplicity favors regularity
- 2. Smaller is faster
- 3. Make the common case fast
- 4. Good design demands good compromises

- Simplicity favors regularity
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lower cost
- All arithmetic/logical instructions have three operands
  - two sources and one destination

```
add a, b, c # a gets b+c
```

- o Smaller is faster
- Arithmetic instructions use register operands
  - cf. main memory with millions of locations
- o MIPS has a 32 × 32-bit register file
  - Use for frequently accessed data
  - Numbered 0 to 31
  - 32-bit data called a "word"
- Assembler names
  - \$t0, \$t1, ..., \$t9 for temporary values
  - \$50, \$51, ..., \$57 for saved variables

- Make the common case fast
- O Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
- O Just use a negative constant addi \$s2, \$s1, −1
- Small constants are common
- Immediate operand avoids a load instruction

- Good design demands good compromises
- Different formats complicate decoding, but allow 32-bit instructions uniformly
- Keep formats as similar as possible

6 bits	5 bits	5 bits	5 bits	5 bits	6 bits			
op	rs	rt	rd	shamt	funct			
op	rs	rt	16 bit address					
op	26 bit address							

## MIPS Registers

- o \$s0-\$s7
  - General registers
  - Must be saved when calling subroutine
- o \$t0-\$t9
  - Temporary registers
  - Local to each subroutine
- o \$a0-\$a3
  - Arguments for subroutine call
- o \$v0-\$v1
  - Values for results of a subroutine call

# MIPS Registers (cont.)

Register Number	Mnemonic Name	Conventional Use	Register Number	Mnemonic Name	Conventional Use
\$0	\$zero	Permanently 0	\$24, \$25	\$t8,\$t9	Temporary
\$1	\$at	Assembler Temporary (reserved)	\$26,\$27	\$k0,\$k1	Kernel (reserved for OS)
\$2,\$3	\$v0,\$v1	Value returned by a subroutine	\$28	\$gp	Global Pointer
\$4-\$7	\$a0-\$a3	Arguments to a subroutine	\$29	\$sp	Stack Pointer
\$8-\$15	\$t0-\$t7	Temporary (not preserved across a function call)	\$30	\$fp	Frame Pointer
\$16-\$23	\$s0-\$s7	Saved registers (preserved across a function call)	\$31	\$ra	Return Address

#### MIPS Instructions

- Arithmetic
- Logical & Shift
- O Data Transfer
- Control
  - Conditional branch
  - Unconditional branch

#### MIPS Instructions

#### o Arithmetic

- add r1,r2,r3
  - o e.g. add \$t0,\$s2,\$s4 # \$t0=\$s2+\$s4

- sub r1,r2,r3
  - o e.g. sub \$t0,\$s2,\$s4 # \$t0=\$s2-\$s4

- addi r1,r2,cnst
  - o e.g. addi \$t0,\$s2,2
- # \$t0=\$s2+2
- e.g. addi \$t0,\$s2,-2
  - # \$t0=\$s2-2

- Logical and Shift Instructions
  - Operate on bits individually
    - o Unlike arithmetic, which operate on entire word
  - Use to isolate fields
    - o by shifting back and forth or
    - o by masking
      - selective set
      - selective mask

#### Logical

```
and r1,r2,r3
```

o e.g. and 
$$$t0,$s2,$s4$$
 #  $$t0 = $s2 & $s4$ 

or r1,r2,r3

o e.g. or 
$$$t0,$s2,$s4$$
 #  $$t0 = $s2 / $s4$ 

nor r1,r2,r3

```
\circ e.g. nor $t0,$s2,$s4 # $t0 = \sim($s2/$s4)
```

$$# $t0 = \sim($s2/$s4)$$

• What about negation?

#### Logical

- and r1,r2,r3
  - $\circ$  e.g. and \$t0,\$s2,\$s4 # \$t0 = \$s2 & \$s4

or r1,r2,r3

o e.g. or 
$$$t0,$s2,$s4$$
 #  $$t0 = $s2 / $s4$ 

$$# $t0 = $s2 / $s4$$

nor r1,r2,r3

o e.g. nor 
$$$t0,$s2,$s4$$
 #  $$t0 = ~($s2/$s4)$ 

$$# $t0 = \sim($s2/$s4)$$

• What about negation?

- Logical Shift
  - sll r1,r2,nbits

$$\circ$$
 e.g. s11 \$t0,\$s2,3 # \$t0 = \$s2 << 3

srl r1,r2,nbits


```
o e.g. srl $t0,$s2,2 # $t0 = $s2 >> 2
```

- Will see more shift instructions later

- Data Transfer Instructions
  - Between registers & memory
    - Transfer data from/to memory
    - Transfer memory address to register
    - o Swap
  - Stack operations
    - o Push
    - o Pop


- Data Transfer
  - lw r1,address(r2)
    - o lw \$s1,100(\$s2)
  - sw r1,address(r2)
    - o sw \$s1,100(\$s2)

- # load word from memory
- # \$s1=Memory[\$s2+100]
- # store word to memory
- # Memory[\$s2+100]=\$s1



## Base Addressing Mode

- Memory address in load and store specified by
  - a base register and an offset



### MIPS Instructions: Example 1

- $\circ$  compute f = (g+h) (i+j)
  - Assumptions
    - o g in \$t0, h in \$t1, i in \$t2, j in \$t3
    - o f in \$50
  - Answer?


### MIPS Instructions: Example 1 (cont.)

- $\circ$  compute f = (g+h) (i+j)
  - Assumptions
    - o g in \$t0, h in \$t1, i in \$t2, j in \$t3
    - o f in \$50
  - Answer
    - o add \$s0,\$t0,\$t1
    - o add \$s1,\$t2,\$t3
    - o sub \$s0,\$s0,\$s1

### MIPS Instructions: Example 2


- $\circ$  A[12] = h + A[8]
  - Assumptions
    - o Address of A in \$s3
    - Variable h is in \$s2

• Answer?



### MIPS Instructions: Example 2 (cont.)

- $\circ$  A[12] = h + A[8]
  - Assumptions
    - Address of A in \$s3
    - Variable h is in \$s2



#### Answer

- olw \$t0,32(\$s3) # A[8]
- $\circ$  add \$t0,\$s2,\$t0 # h+A[8]
- o sw \$t0,48(\$s3)

### MIPS Instructions: Example 3

- o compute A[4] as
  - A[4] = (A[0]+A[1]) (A[2]+A[3])
- Assumptions
  - A is an array in main memory
  - Four-byte entry
  - Starting address of array A in \$s0


### MIPS Instructions: Example 3 (cont.)

- $\circ$  A[4] = (A[0]+A[1]) (A[2]+A[3])
- o Answer
  - lw \$t0,0(\$s0)
  - lw \$t1,4(\$s0)
  - lw \$t2,8(\$s0)
  - lw \$t3,12(\$s0)
  - add \$s1,\$t0,\$t1
  - add \$s2, \$t2,\$t3
  - sub \$s3,\$s1,\$s2
  - sw \$s3,16(\$s0)

### Stack Example


- Stack grows from higher to lower addresses
- \$sp contains address of word on top of stack
- o POP \$50
  - ?

- o PUSH \$s1
  - 3




### Stack Example (cont.)

- Stack grows from higher to lower addresses
- \$sp contains address of word on top of stack
- o POP \$50:
  - lw \$s0,0(\$sp)
  - addi \$sp,\$sp,4
- o PUSH \$51:
  - addi \$sp,\$sp,-4
  - sw \$s1, 0(\$sp)



## Organization of MIPS Program



### MIPS Assembly Code

- Consists of MIPS instructions and data
- Instructions given in ·text segments
  - A program may have multiple ·text segments
- Data defined in ·data segments by directives
  - word defines 32 bit numbers
  - space defines n number of bytes
  - asciiz defines a string
  - ...

### First MIPS Assembly Program

- Compute sum of five homework assignment scores
- Scores are in memory
  - scores: .word 95, 87, 98, 100, 100
  - sum: .space 4
- O We need to:
  - Load address of scores to a register
  - Load first two scores
  - Add them
  - Load third score and add it to the sum and so on

### Add Five Scores

```
.text
            la $50,scores # $50 has the address of the scores
 2
            lw $t0,0($s0) # the first score
            lw $t1,4($s0) # the 2nd score
 4
            add $t0,$t0,$t1
 5
            lw $t1,8($s0) # the 3rd score
            add $t0, $t0,$t1
            lw $t1,12($s0) # the 4th score
            add $t0,$t0,$t1
 9
            lw $t1,16($s0) # the 5th score
10
            add $t0,$t0,$t1
11
            la $sl,sum
12
13
            sw $t0,0($s1)
    .datal
14
15
    scores:
16
            .word 95, 87, 98, 100, 100
17
    SUM:
            .space 4
18
```

### Decisions Making Instructions

- A distinctive feature of programs is that they can make decisions based on input data
- To support decision making, MIPS has two conditional branch instructions
  - o similar to an "if" statement with a goto
- o MIPS has also an unconditional branch,
  - o equivalent to goto in C

# Branch if Equal

- o beq r1,r2,L1
  - Conditional branch
  - comparing values in r1 and r2
  - go to L1 if values are equal
    - o L1 is a label
  - In C, it is equivalent to
    - o if (r1 == r2) goto L1

# Branch if not Equal


- obne r1, r2, L1
  - Conditional branch
  - comparing values in r1 and r2
  - go to L1 if values are not equal
    - o L1 is a label
  - In C, it is equivalent to
    - o if (r1 != r2) goto L1

# Jump

- o j L1
  - Unconditional jump
  - Jump to instruction labeled with L1
  - In C, it is equivalent to
    - o goto L1

# "if then else" Example

if (i==j) f = g + h; else f = g - h;



# "if then else" Example (cont.)

if 
$$(i==j)$$
 f = g + h; else f = g - h;

Variables f, g, h, i, j are in registers \$50 through \$54



# "if then else" Example (cont.)

```
if (i==j) f = g + h; else f = g - h;
```

Variables f, g, h, i, j are in registers \$50 through \$54

# Loop Example

while 
$$(save[i]==k)$$
 i  $+= 1$ ;

i, k & address of save are in registers \$53, \$55, \$56



# Loop Example

```
while (save[i]==k) i += 1;
```

i, k & address of save are in registers \$53, \$55, \$56

```
Loop: sll $t1, $s3, 2
add $t1, $t1, $s6
lw $t0, 0($t1)
bne $t0, $s5, Exit
addi $s3, $s3, 1
j Loop
Exit: ...
```

### Comparison Instructions

- o slt reg1, reg2, reg3 (set on less than)
  - e.g. slt \$t0,\$s3,\$s4

- o otherwise \$tO =0
- o slti reg1, reg2, cnst (slt immediate)
  - e.g. slti \$t0,\$s3,10

o otherwise \$t0 =0

#### Other Conditional Branches

- So far bne & beq
- O How to implement all relative conditions?
  - less than
  - less than or equal
  - greater than
  - greater than or equal
- Use slt in combination with bne & beq

### Other Conditional Branches (cont.)

Branch on "less than"



### Other Conditional Branches (cont.)

O Branch on "less than"

```
slt $t0,$s1,$s2 #if ($s1<$s2) $t0=1
bne $t0,$zero,L #if ($t0!=0) goto L</pre>
```

Branch on "greater than or equal"



### Other Conditional Branches (cont.)

O Branch on "less than"

```
slt $t0,$s1,$s2 #if ($s1<$s2) $t0=1
bne $t0,$zero,L #if ($t0!=0) goto L</pre>
```

Branch on "greater than or equal"

```
slt $t0,$s1,$s2 #if ($s1<$s2) $t0=1
```

beq \$t0,\$zero,L #if (\$t0=0) goto L

#### Discussion

 Why MIPS designers didn't include all possible relative conditions in MIPS ISA?



## Other Comparison Instructions

- Signed comparison: slt, slti
- Unsigned comparison: sltui
- Example
  - \$sO = 1111 1111 1111 1111 1111 1111 1111
  - \$s1 = 0000 0000 0000 0000 0000 0000 0001
  - slt \$t0, \$s0, \$s1 # signed
    - $\circ$  -1 < +1  $\Rightarrow$  \$t0 = 1
  - sltu \$t0, \$s0, \$s1 # unsigned
    - $\circ$  +4,294,967,295 > +1  $\Rightarrow$  \$t0 = 0

### Procedures and Functions

- Question?
  - Why use procedure/function/subroutine?
- Answer:
  - Programmers use procedures to
    - o structure and organize programs
    - o make them easier to understand
    - o allow code to be reused

#### Call/ Return Instructions

- ojal label (jump and link)
  - e.g. jal sub1
    - o Jump to sub1
    - Save return address in \$ra
- ojr reg (jump to register)
  - e.g. jr \$ra
    - Jump to the address saved in \$ra

## MIPS Calling Conventions

- 0 \$a0 \$a3:
  - Four argument registers in which to pass parameters
- 0 \$v0 \$v1
  - Two value registers in which to return values
- 0 \$ra:
  - One return address register to return to point of origin

### Procedure Execution Flow

- Program must follow these Steps:
  - Place parameters in a place where procedure can access them
  - Transfer control to procedure
  - Acquire storage resources needed for procedure
- ✓ Perform desired tasks
  - Place results in a place where calling program can access them
  - Return control to point of origin

## A Simple Example (in C)

```
#include <stdio.h>
int leaf_example(int g, int h, int i, int j)
  int f:
  f = (g + h) - (i + j);
 return f:
int main(int agrc, char *argv[])
  int f, g, h, i, j;
 g = 5; h = -20; i = 13; j = 3;
  f = leaf_example(g, h, i, j);
  printf("\nThe value of f is %d.\n", f);
  return 0;
```

## A Simple Example: main

```
.text
     la $t0, g
     lw $a0, 0($t0)
                                 # $a0=g
    lw $a1, 4($t0)
                                 # $a1=h
    lw $a2, 8($t0)
                                 # $a2=i
    lw $a3, 12($t0)
                                 # $a3=j
    jal leaf example
                                 # call procedure
     la $t0, f
     sw $v0, 0($t0)
                                 # f=$v0
.data
     .word 5, -20, 13, 3
q:
                                 #g,h,i,j
f:
     .space 4
```

# A Simple Example: leaf

```
.globl leaf_example
leaf example:
```

```
add $t0, $a0, $a1
add $t1, $a2, $a3
sub $s0, $t0, $t1
add $v0, $s0, $0
```

```
#register $t0 contains g + h
#register $t1 contains i + j
#f = (g + h) - (i + j)
#returns f
```

jr \$ra

#return to calling program

#### What else?

.globl leaf\_example
leaf example:

What do we need to do in order to guarantee correctness of program?

```
add $t0, $a0, $a1
add $t1, $a2, $a3
sub $s0, $t0, $t1
add $v0, $s0, $0
```


```
#register $t0 contains g + h
#register $t1 contains i + j
#f = (g + h) - (i + j)
#returns f
```

jr \$ra

#return to calling program

## Register Spilling


- Callee has to save all registers it uses and restore values before it returns
  - By storing them on stack
    - o At the beginning
  - Then restoring them.
    - o At the end



## A Simple Example (complete version)

```
.globl leaf example
leaf example:
    addi $sp, $sp, -12
                         #make space on stack
    sw $t1, 8($sp)
                         #save $t1
    sw $t0, 4($sp)
                         #save $t2
    sw $s0, 0($sp)
                         #save $s0
    add $t0, $a0, $a1
                         #register $t0 contains g + h
    add $t1, $a2, $a3
                         #register $t1 contains i + j
    sub $s0, $t0, $t1
                         #f = (q + h) - (i + j)
    add $v0, $s0, $0
                         #returns f
    lw $s0, 0($sp)
                         #restore $s0
    lw $t0, 4($sp)
                         #restore $t0
    lw $t1, 8($sp)
                         #restore $t1
    addi $sp, $sp, 12
                         #adjust stack pointer
    jr $ra
                          #return to calling program
```

#### Stack Pointer



### Nested Procedures

- Procedures that do not call others are called leaf procedures
- Procedures may invoke other procedures
- o Caller:
  - The procedure that calls another procedure
- o Callee:
  - The procedure that is called by another procedure

# MIPS General Registers

- MIPS divides 18 registers into two groups
  - \$t0 \$t9
    - 10 temporary registers not preserved by callee on a procedure call
    - Caller-saved registers
      - Caller must save those it is using
  - \$sO \$s7
    - 8 saved registers must be preserved on a procedure call
    - o Callee-saved registers
      - Callee must save those it is going to use

## Caller Must Do (before ...)

- O Before it calls a subroutine, it must:
  - Save caller-saved registers on stack
    - o It includes \$a0 \$a3, \$t0 \$t9, and \$ra
    - Why \$a0 \$a3, \$ra?
  - Pass parameters
    - Up to four parameters passed by \$a0 \$a3
  - Execute a jal instruction
    - Jumps to callee's first instruction and save address of next instruction in \$ra

## Caller Must Do (after...)


- O After subroutine call, it needs to
  - Read returned values from \$v0 and \$v1
  - Restore caller-saved registers

## Callee Must Do (at first)

- Callee must do the following:
  - Allocate memory for its frame by subtracting its frame size from stack pointer
  - Save callee-saved registers in frame
    - It must save \$50 \$57, \$fp before changing them
    - o \$ra needs to be saved if callee itself makes a call
  - When needed, update frame pointer
    - o In this case, \$fp must be saved

### Procedure Frame (Activation Record)

Segment of stack containing a procedure's saved registers and local variables



We can avoid using \$fp by avoiding changes to \$sp within a procedure: adjust the stack only on entry and exit of the procedure

## Callee Must Do (at the end)

- O Before it returns to caller:
  - Place return values in \$v0 & \$v1 (if needed)
  - Restore all callee-saved registers
    - o That were saved at procedure entrance
  - Pop stack frame
    - o By adding frame size to \$sp
  - Return by jumping to address in \$ra
    - Using jr \$ra

## Earlier Example

```
.globl leaf example
leaf example:
    addi $sp, $sp, -12 #make space on stack
    sw $t1, 8($sp) #save $t1
    sw $t0, 4($sp) #save $t2
    sw $s0, 0($sp) #save $s0
    add $t0, $a0, $a1
                         #register $t0 contains g + h
    add $t1, $a2, $a3
                         #register $t1 contains i + j
    sub $s0, $t0, $t1
                         #f = (q + h) - (i + j)
    add $v0, $s0, $0
                         #returns f
    lw $s0, 0($sp) #restore $s0
    lw $t0, 4($sp) #restore $t0
    lw $t1, 8($sp) #restore $t1
    addi $sp, $sp, 12
                         #adjust stack pointer
    jr $ra
                         #return to calling program
```

#### Revised Version

```
.globl leaf example
leaf example:
  addi $sp, $sp, -4
                              #make space on stack
  sw $s0, 0($sp)
                              #save $s0
  add $t0, $a0, $a1
                              #register $t0 contains g + h
  add $t1, $a2, $a3
                              #register $t1 contains i + j
  sub $s0, $t0, $t1
                              #f = (q + h) - (i + j)
  add $v0, $s0, $0
                              #returns f
  lw $s0, 0($sp)
                              #restore $s0
  addi $sp, $sp, 4
                              #adjust stack pointer
  jr $ra
                              #return to calling program
```

# MIPS Instruction Encoding


- o MIPS instruction is exactly 32 bits
  - R-type (Register type)
  - I-type (Immediate type)
  - J-type (Jump type)

op	rs	rt	rd	shamt	funct	
op	rs	rt	16 bit address			
op	26 bit address					


# Instruction Encoding: Examples

Instruction	Format	Op	rs	rt	rd	shamt	funct
add	R	0	reg	reg	reg	0	$32_{\text{ten}}$
sub (subtract)	R	0	reg	reg	reg	0	$34_{\text{ten}}$
sll (logical shift left)	R	0	0	reg	reg	shamt	0
Instruction	Format	Op	rs	rt	constant/address		
add immediate	I	$8_{ten}$	reg	reg	constant		
lw (load word)	I	$35_{ten}$	reg	reg	address		
sw (store word)	I	43 <sub>ten</sub>	reg	reg	address		
Instruction	Format	Op	address				
j (jump)	J	$2_{\text{ten}}$	address				

# R-Type Encoding (add)




# R-Type Encoding (sub)




Sharif University of Technology, Spring 2020


# R-Type Encoding (sll)




# I-Type Encoding (addi)



# I-Type Encoding (lw)




# I-Type Encoding (sw)



### I-Type Encoding (sign extension)

- o Immediate Field
  - Sign extended to 32-bits in
    - o addi, lw/sw, andi, ...
  - Example
    - o addi \$21,\$22,-50



### Encoding Branch Instructions

- O How to Encode Branch Instructions?
  - First figure out value for associated label
    - Will be done by assembler
  - Note MIPS has alignment restriction
    - o All labels will be a multiple of 4
  - Label addresses divided by 4
    - Addresses encoded in terms of words
    - To increase address range

# J-Type Instruction Encoding

```
j target

2 target


jal target

6 26
```

- J-Type: jump and jump-and-link instructions
- o 26 Bits for Target Field
  - Represents # of instructions instead of # of bytes
    - Represents 28 bits in terms of bytes
  - But PC requires 32 bits!!!
- Where do we get other 4 bits?

## Pseudo-Direct Addressing

- Jump address is formed by:
  - Upper 4 bits of current PC
  - 26 bits of target address in instruction
  - Two bits of O's



#### Questions

• Maximum code when using "j" instruction?

o Is there anyway to jump to a 32-bit address?

#### Questions

- Maximum code when using "j" instruction?
  - 256MB
- o Is there anyway to jump to a 32-bit address?
  - use jr

### Encoding jr instruction

- jump register (jr)
  - Unconditionally jump to address given by rs
  - After execution of jr \$sO
    - $\circ PC = $sO$
  - R-type, J-type, or I-type?

## Encoding jr instruction

- o jump register (jr)
  - Unconditionally jump to address given by rs
  - After execution of jr \$s0

$$o PC = $sO$$

R-type, J-type, or I-type?

jr rs 0 8 6 5 15 6

### Encoding Conditional Branch

- O Where to Branch?
  - Branch # of instructions specified by offset
    If rs equals to rt
  - Register holding address of current instruction
     Program Counter (PC) / Instruction Register (IR)
  - What is value of PC after executing current instruction?

beq rs, rt, label

4	rs	rt	Offset
6	5	5	16

#### Encoding Conditional Branch (cont.)

- PC-Relative Addressing
  - Offset of conditional branch instructions
     relative to PC + 4
  - MIPS instructions are 4 bytes long →
     offset refers to number of words to next
     instruction instead of number of bytes

#### Encoding Conditional Branch (cont.)

- Branch Calculation
  - If we don't take branch:


$$PC = PC+4$$
: byte # of next instruction

• If we do take branch:

```
PC = (PC+4) + (immediate*4)
```

• immediate can be positive or negative

## I-Type Encoding (bne)



## Jump Instructions Summary

Unconditional Jump (j, jal): Pseudo-direct addressing


Conditional Jump (bne, beq): PC-relative addressing

4	rs	rt	Offset
6	5	5	16

Jump Register (jr): Register addressing

0	rs	0	8
6	5	15	6

## Addressing Mode Summary



#### Few Other Points

- Big Immediate
- Byte/ Halfword Operations
- More Shift Instructions
- O Swap
- Multiplication
- Division

## Big Immediate

- o In MIPS, immediate field has 16 bits
- For 32-bit immediate operands
  - MIPS includes load upper immediate (lui)
    - Which sets upper 16 bits of a constant in a register and fills lower 16 bits with O's
  - Then one can set lower 16 bits using ori

### Byte/ Halfword Operations

- Load byte/halfword (sign extend to 32 bits in rt)
  - lb rt, offset(rs)
  - lh rt, offset (rs)
- Load unsigned byte/halfword (zero extend to 32 bits in rt)
  - lbu rt,offset(rs)
  - lhu rt,offset(rs)
- Store just rightmost byte/halfword
  - sb rt, offset(rs)
  - sh rt,offset(rs)

#### Shift Instructions

- Logical shift left/right (by specified number of bits)
  - sll \$rd,\$rt,shamt
  - srl \$rd,\$rt,shamt
- Logical shift left/right (by variable number of bits)
  - sllv rd, rt, rs
  - srlv rd, rt, rs
- Arithmetic Shift (keep sign while shifting)
  - sra rd, rt, shamt
  - srav rd, rt, rs

### Synchronization in MIPS

- O Load linked:
  - 11 rt, offset(rs)
- Store conditional:
  - sc rt, offset(rs)
    - Succeeds if location not changed since 11
      - Returns 1 in rt
    - Fails if location is changed
      - Returns 0 in rt

### Example: Atomic Swap

- A simple lock variable
  - Value A: lock is free
  - Value B: lock is unavailable
- Test/Set lock variable

# MIPS Multiplication

- Two 32-bit registers for product
  - HI: most-significant 32 bits
  - LO: least-significant 32-bits
- Instructions
  - mult rs,rt / multu rs,rt
    - o 64-bit product in HI/LO
  - mfhi rd / mflo rd
    - Move from HI/LO to rd
- o Can test HI to see if product overflows 32 bits

#### MIPS Division

- Use HI/LO registers for result
  - HI: 32-bit remainder
  - LO: 32-bit quotient
- Instructions
  - o div rs,rt / divu rs,rt
    - o Result in HI/LO
  - mfhi rd / mflo rd
    - o Move from HI/LO to rd
- No overflow or divide-by-O checking
- Software must perform checks if required

## System Call

- o MIPS Assembly Notation
  - syscall
- Provided by MIPS Assembly simulators
  - Small set of OS-like services
- O How to Call?
  - Initialize \$vO and \$aO
  - Then, "syscall"

# System Call (cont.)

Service	System call code	Arguments	Result
print_int	1	\$a0 = integer	
print_float	2	\$f12 = float	
print_double	3	\$f12 = double	
print_string	4	\$a0 = string	
read_int	5		integer (in \$v0)
read_float	6		float (in \$f0)
read_double	7		double (in \$f0)
read_string	8	\$a0 = buffer, \$a1 = length	
sbrk	9	\$a0 = amount	address (in \$v0)
exit	10		
print_char	11	\$a0 = char	
read_char	12		char (in \$v0)
open	13	\$a0 = filename (string), \$a1 = flags, \$a2 = mode	file descriptor (in \$v0)
read	14	\$a0 = file descriptor, \$a1 = buffer, \$a2 = length	num chars read (in \$a0)
write	15	\$a0 = file descriptor, \$a1 = buffer, \$a2 = length	num chars written (in \$a0)
close	16	\$a0 = file descriptor	
exit2	17	\$a0 = result	

## Sum of Five Assignment Scores


```
.text
                            # $s0 has the address of the scores
            la $s0,scores
            lw $t0,0($s0)
                             # the first score
            lw $t1,4($s0)
                            # the 2nd score
            add $t0,$t0,$t1
 5
            la $sl,sum
            sw $t0.0($s1)
            1i $v0,4
            la $a0,msg
9
                             # printout the message
10
            syscall
            li $v0,1
11
12
            la $s0,sum
            lw $a0,0($s0)
13
            syscall
                             # printout the sum
14
            li $v0,4
15
16
            la $a0,nw
17
            syscall
                             # printout newline
            li $v0,10
18
                             # exit
            syscall
19
20
    .data
    scores:
            .word 12, 19
22
    sum:
            .space 4
            .asciiz "Sum of two scores is: "
    msg:
            .asciiz "\n\r"
25 mw:
```

# MIPS Registers (revisiting)

Register Number	Mnemonic Name	Conventional Use	Register Number	Mnemonic Name	Conventional Use
\$0	\$zero	Permanently 0	\$24,\$25	\$t8,\$t9	Temporary
\$1	\$at	Assembler Temporary (reserved)	\$26, \$27	\$k0,\$k1	Kernel (reserved for OS)
\$2,\$3	\$v0,\$v1	Value returned by a subroutine	\$28	\$gp	Global Pointer
\$4-\$7	\$a0-\$a3	Arguments to a subroutine	\$29	\$sp	Stack Pointer
\$8-\$15	\$t0-\$t7	Temporary (not preserved across a function call)	\$30	\$fp	Frame Pointer
\$16-\$23	\$s0-\$s7	Saved registers (preserved across a function call)	\$31	\$ra	Return Address

## MIPS Processor Summary

- MIPS Registers
- MIPS Instructions
  - Arithmetic (add, sub, mul, div)
  - Data Transfer (load & store)
  - Logical & Shift
  - Decision Making (conditional/ unconditional)
- Subroutine Call/ Return
- MIPS Instruction Encoding
- MIPS Addressing Modes
- Other issues:
  - Endianness, Big Immediate, Byte/Halfword Ops, System Calls



Debugging is twice as hard as writing the code in the first place.

Therefore, if you write the code as cleverly as possible, you are, by definition not smart enough to debug it.

Brian Karnighan