111- pays verification

day a: ropic: - Flip riops & Latches

Still: pigital electronics

1- Explain functioning of Jr & SP-Flipflop.


supriop = - Latch + clock

O Truth Table -> 3/p ofp

© characteristic → 3/p ps Ns Table

3 Excetation > ilp
rable ps Ns

SR Flopflop?



Touth Table:	clock	3	R	an+1 MCABIBBBB
	0	×	×	On - Memory state
	1	0	0	an -> Hold state
	1	0	,	0 - reset state
		1	0	1 -> set state
1000	(	01	1	× -> invalid

red

(minter

200

29

Lateh

Flopslop

-latch: logic gates

- level triggered. I bit data

- mem ckt; stores

→ Edge triggered

2 ° (p = set, reset -> clock is present

2019: Q.ā

-> Latch + clock

-> syncheonous.

-> olp changes immedially based on ip

-> stores 1 Lit data at a specified Time

-> No clock

- Asynchronous operation,

Eg:- SR latch p latch as the same to be and

Appli: counters. regesters freg divder Eg :- SR, D JK .T PF.


3) why latches are fasted than Flipflops.

-> flopplops are sensitive to both the Pp signal and the clock signal.

-> Latches are sensitive to the ilp signal only when Enabled

- FF operates at slow speed - Latches operates at fastes speed






= S+RQ


## \* Excitation table;


Dn	Onti	5	R	
0	0	0	×	0
0	10	1	0	
100	0	0	1	
	1×	×	0	



Touth table


JK	an+1
0 0	on -> Hold
0 1	O -> Rest
1 0	1 -> set
11	on → rogole





D 6	2n	Que
0	0	0
0	t	0
1 6	0	1
-		1920

Qn	Quiti	D
0	0	0
0	1	1
3	0	0
1	1	1



7) design D-FF using 2x1 mux

