

111 - Days verification challenge

day ①: Topic :- Flip flops & Latches
Skill: Digital electronics

1. Explain functioning of JK & SR-Flipflop.


Flipflop \rightarrow Latch + clock

① Truth Table \rightarrow i/p o/p

② characteristic \rightarrow i/p ps ns
Table

③ Excitation Table \rightarrow $\begin{matrix} \text{i/p} \\ \text{ps} \text{ ns} \end{matrix} \quad (\quad)$

SR Flipflop:-



<u>Truth Table</u>				
<u>clock</u>	<u>S</u>	<u>R</u>	<u>Q_{n+1}</u>	
0	x	x	Q_n	Memory state
1	0	0	Q_n	Hold state
1	0	1	0	reset state
1	1	0	1	set state
1	1	1	x	invalid

2) Difference b/w FF & latch.

(5)

Memory Elements

Latch

— latch : logic gates
→ level triggered.

2 i/p : set, Reset

2 o/p : Q, \bar{Q}

→ o/p changes immediately based on i/p

→ stores 1 bit data at a specified time

→ No clock

→ Asynchronous operation.

eg:- SR latch
D latch

flipflop

— mem ckt : stores 1 bit data
→ edge triggered

→ clock is present

→ Latch + clock

→ synchronous.

App: counters,
registers,
freq divider

eg:- SR, D
JK, T, FF.

3) why latches are faster than Flipflops.

→ flipflops are sensitive to both the i/p signal and the clock signal.

→ Latches are sensitive to the i/p signal only when enabled

→ FF operates at slow speed

→ Latches operates at faster speed

* characteristic table :-

S	R	Q_n	Q_{n+1}	
0	0	0	0	hold
0	0	1	1	
0	1	0	0	reset
0	1	1	0	
1	0	0	1	set
1	0	1	1	
1	1	0	X	invalid
1	1	1	X	


$$CE = \sum m(1, 4, 5) + \sum d(6, 7)$$

S	$\bar{R}\bar{Q}$	$\bar{R}Q$	RQ	$R\bar{Q}$
\bar{S}	0	1	3	2
S	4	5	X	X

$$= S + \bar{R}Q$$


* Excitation table :-

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0




JK FlipFlop :-

3



or



Truth Table

J	K	Q_{n+1}
0	0	$Q_n \rightarrow \text{Hold}$
0	1	0 $\rightarrow \text{Reset}$
1	0	1 $\rightarrow \text{Set}$
1	1	$\bar{Q}_n \rightarrow \text{Toggle}$

* characteristic Table :-

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

* Excitation Table :-

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$CE =$

$\Sigma m(1, 4, 5, 6)$

J \ K	$\bar{K}\bar{Q}$	$\bar{K}Q$	$K\bar{Q}$	KQ
\bar{J}	0	1	0	0
J	1	1	0	1

$$Q_{n+1} = J\bar{Q} + \bar{K}Q$$


$J=0, K=X$

$J=1, K=X$

$J=X$

$K=1$

$J=X, K=0$



4) uses of latch and flipflop
→ Latches used for temporary data storage
→ FF used for permanent data storage until they are reset or overwritten

5) why gated SR FF is called as Asynchronous latch.


→ Asynchronous latch also known as a gated SR latch, is a type of FF with an enable i/p

→ its level triggered, meaning its o/p changes instantly based on its inputs, and does not depend on a clock pulse

→ when enable i/p is '1', the latch works and when its '0' it retains its previous state.


Gated i/p :- adding a gate i/p to an SR FF makes its synchronous, meaning the set and reset inputs can only change the FF when the gate i/p is active

6) implement d-ff using nand gate :-



* D-Flipflop → Data / Delay
→ Transparent
D-latch

(7)




clk	D	Q_{n+1}
0	X	Q_n memory
1	0	0
1	1	1

* Characteristic Table

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

* Excitation Table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1



7) design D-FF using 2x1 mux

