### CMPE 310 Systems Design and Programming

L5: Chapter 9 – 8086/8088 Hardware Specifications


UMBC

# L5 Objectives

\* Timing diagrams

## **BUS Timing**

- \* Important to understand before choosing memory or I/O
- \* Writing
  - \* Dump address on address bus.
  - \* Dump data on data bus.
  - \* Issue a write  $(\overline{W}R)$  and set  $M/\overline{IO}$  to 1.




# \* Reading \* Dump address on address bus. \* Issue a read (RD) and set M/IO to 1. \* Wait for memory access cycle. One Bus Cycle CLK Address/Data Address Data from memory RD

CMPE 310

2

Simplified 8086 Read Bus Cycle



### **BUS Timing**

- \* During T1:
  - \* The address is placed on the Address/Data bus.
  - Control signals M/IO, ALE and DT/R specify memory or I/O, latch the address onto the address bus & set the direction of data transfer on data bus.
- \* During T2:
  - \* 8086 issues the RD or WR signal, DEN, and, for a write, data appear on the data bus.
  - \* DEN enables the memory or I/O device to receive the data for writes and the 8086 to receive the data for reads.
- During T3:
  - \* This clocking period is provided to allow memory to access data.
  - \* READY is sampled at the end of T2.
  - \* If low, T<sub>3</sub> becomes a wait state (T<sub>w</sub>).
    - \* Otherwise, the data bus is sampled at the end of T3.
- \* During T4:
  - \* All bus signals are deactivated, in preparation for next bus cycle.
  - \* Data is sampled for reads, writes occur for writes.


### **BUS Timing**

- Each BUS CYCLE on the 8086 equals four system clocking periods (T states)
- \* The clock rate is 5MHz, therefore one Bus Cycle is 800ns.
- \* The transfer rate is 1.25MHz.
- \* Memory specifications (memory access time) must match constraints of system timing.
  - \* For example, bus timing for a read operation shows almost **600ns are** needed to read data.
  - \* However, memory must access faster due to setup times, e.g. Address setup and data setup.
  - \* This subtracts off about 14ons.
  - Therefore, memory must access in at least 46ons minus another 4ons guard band for buffers and decoders.
  - \* 420ns DRAM required for the 8086.


## **BUS Timing**

### \* READY

- \* An input to the 8086 that causes wait states for slower memory and I/O components.
- A wait state (T<sub>W</sub>) is an extra clock period inserted between T2 and T3 to lengthen the bus cycle.
- \* For example, this extends a 420 ns bus cycle (at 5MHz clock) to 620ns.



CMPE 310



CMPE 310

5