### **Features**

- Industry-standard Architecture
  - Emulates Many 20-pin PALs<sup>®</sup>
  - Low-cost Easy-to-use Software Tools
- High-speed Electrically-erasable Programmable Logic Devices
  - 10 ns Maximum Pin-to-pin Delay
- Several Power Saving Options

Device	I <sub>CC</sub> , Standby	I <sub>CC</sub> , Active
ATF16V8B	50 mA	55 mA
ATF16V8BQ	35 mA	40 mA
ATF16V8BQL	5 mA	20 mA

- CMOS and TTL Compatible Inputs and Outputs
  - Input and I/O Pull-up Resistors
- Advanced Flash Technology
  - Reprogrammable
  - 100% Tested
- High-reliability CMOS Process
  - 20 Year Data Retention
  - 100 Erase/Write Cycles
  - 2,000V ESD Protection
  - 200 mA Latchup Immunity
- Commercial, and Industrial Temperature Ranges
- Dual-in-line and Surface Mount Packages in Standard Pinouts
- PCI-compliant
- Green Package Options (Pb/Halide-free/RoHS Compliant) Available

# 1. Description

The ATF16V8B is a high-performance CMOS (electrically-erasable) programmable logic device (PLD) that utilizes Atmel's proven electrically-erasable Flash memory technology. All speed ranges are specified over the full 5V  $\pm$  10% range for industrial temperature ranges, and 5V  $\pm$  5% for commercial temperature ranges.

Several low-power options allow selection of the best solution for various types of power-limited applications. Each of these options significantly reduces total system power and enhances system reliability.

The ATF16V8Bs incorporate a superset of the generic architectures, which allows direct replacement of the 16R8 family and most 20-pin combinatorial PLDs. Eight outputs are each allocated eight product terms. Three different modes of operation, configured automatically with software, allow highly complex logic functions to be realized.




Highperformance EE PLD

ATF16V8B ATF16V8BQL





Figure 1-1. Block Diagram



# 2. Pin Configurations

**Table 2-1.** Pin Configurations (All Pinouts Top View)

Pin Name	Function
CLK	Clock
1	Logic Inputs
I/O	Bi-directional Buffers
ŌĒ	Output Enable
VCC	+5V Supply

Figure 2-1. TSSOP




Figure 2-2. DIP/SOIC





Figure 2-3. PLCC



# 3. Absolute Maximum Ratings\*

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin with Respect to Ground	2.0 V to +7.0 V <sup>(1)</sup>
Voltage on Input Pins with Respect to Ground During Programming	2.0 V to +14.0 V <sup>(1)</sup>
Programming Voltage with Respect to Ground	2.0 V to +14.0 V <sup>(1)</sup>

\*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns.
 Maximum output pin voltage is V<sub>CC</sub> + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

# 4. DC and AC Operating Conditions

	Commercial	Industrial	
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C	
V <sub>CC</sub> Power Supply	5V ± 5%	5V ± 10%	






## 4.1 DC Characteristics

Symbol	Parameter	Condition			Min	Тур	Max	Units						
I <sub>IL</sub>	Input or I/O Low Leakage Current	$0 \le V_{IN} \le V_{IL}(Max)$	$0 \le V_{IN} \le V_{IL}(Max)$			-35	-100	μΑ						
I <sub>IH</sub>	Input or I/O High Leakage Current	$3.5 \le V_{IN} \le V_{CC}$					10	μΑ						
			D 40	Com.		55	85	mA						
			B-10	Ind.		55	95	mA						
		V <sub>CC</sub> = Max,	B-15	Com.		50	75	mA						
I <sub>CC</sub>	Power Supply Current, Standby	$V_{IN} = Max$	B-15	Ind.		50	80	mA						
	Carrotti, Ctarracy	Outputs Open	BQ-10	Com.		35	55	mA						
			BQL-15	Com.		5	10	mA						
			BQL-15	Ind.		5	15	mA						
			B.40	Com.		60	90	mA						
			B-10	Ind.		60	100	mA						
		V <sub>CC</sub> = Max, Outputs Open,	B-15	Com.		55	85	mA						
I <sub>CC2</sub>	Clocked Power Supply Current		Outputs Open,	Outputs Open,	Outputs Open,	Outputs Open,	Outputs Open,	Outputs Open,	Outputs Open,	B-15	Ind.		55	95
	Supply Sulforn	f = 15 MHz	BQ-10	Com.		40	55	mA						
			BQL-15	Com.		20	35	mA						
			BQL-15	Ind.		20	40	mA						
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	V <sub>OUT</sub> = 0.5 V	V <sub>OUT</sub> = 0.5 V				-130	mA						
V <sub>IL</sub>	Input Low Voltage				-0.5		0.8	V						
V <sub>IH</sub>	Input High Voltage				2.0		V <sub>CC</sub> +0.75	V						
$V_{OL}$	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = \text{Min}$	I <sub>OL</sub> = -24 mA Com., Ind.				0.5	V						
V <sub>OH</sub>	Output High Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $V_{CC} = \text{Min}$	I <sub>OH</sub> = -4.0 mA		2.4			V						

Note: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

# 4.2 AC Waveforms<sup>(1)</sup>



Note: 1. Timing measurement reference is 1.5V. Input AC driving levels are 0.0V 3.0V, unless otherwise specified.

## 4.3 AC Characteristics<sup>(1)</sup>

			-1	-10		15	
Symbol	Parameter		Min	Max	Min	Max	Units
t <sub>PD</sub>	Input or Feedback to Non-Registered Output	8 outputs switching	3	10	3	15	ns
t <sub>CF</sub>	Clock to Feedback			6		8	ns
t <sub>CO</sub>	Clock to Output		2	7	2	10	ns
t <sub>S</sub>	Input or Feedback Setup Time		7.5		12		ns
t <sub>H</sub>	Hold Time				0		ns
t <sub>P</sub>	Clock Period		12		16		ns
t <sub>W</sub>	Clock Width		6		8		ns
	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )			68		45	MHz
f <sub>MAX</sub>	Internal Feedback 1/(t <sub>S</sub> + t <sub>CF</sub> )			74		50	MHz
	No Feedback 1/(t <sub>P</sub> )			83		62	MHz
t <sub>EA</sub>	Input to Output Enable — Product Te	erm	3	10	3	15	ns
t <sub>ER</sub>	Input to Output Disable — Product Term		2	10	2	15	ns
t <sub>PZX</sub>	OE pin to Output Enable		2	10	2	15	ns
t <sub>PXZ</sub>	OE pin to Output Disable		1.5	10	1.5	15	ns


Note: 1. See ordering information for valid part numbers and speed grades.






## 4.4 Input Test Waveforms

### 4.4.1 Input Test Waveforms and Measurement Levels



 $t_{\rm R},\,t_{\rm F}<5$  ns (10% to 90%)

### 4.4.2 Output Test Loads (Commercial)



 $\mathbf{C}_{\mathsf{L}}$  includes Test fixture and Probe capacitance

## 4.5 Pin Capacitance

**Table 4-1.** Pin Capacitance (f = 1 MHz, T =  $25^{\circ}$ C<sup>(1)</sup>)

	Тур	Max	Units	Conditions
C <sub>IN</sub>	5	8	pF	$V_{IN} = 0V$
C <sub>OUT</sub>	6	8	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

### 4.6 Power-up Reset

The registers in the ATF16V8Bs are designed to reset during power-up. At a point delayed slightly from  $V_{CC}$  crossing  $V_{RST}$ , all registers will be reset to the low state. As a result, the registered output state will always be high on power-up.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

- 1. The V<sub>CC</sub> rise must be monotonic,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and
- 3. The clock must remain stable during t<sub>PR</sub>.

Figure 4-1. Power-up Reset Waveforms




Table 4-2. Power-up Reset Parameters

Parameter	Description	Тур	Max	Units
t <sub>PR</sub>	Power-up Reset Time	600	1,000	ns
V <sub>RST</sub>	Power-up Reset Voltage	3.8	4.5	V

## 4.7 Preload of Registered Outputs

The ATF16V8B's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

# 5. Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF16V8B fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.





## 6. Electronic Signature Word

There are 64 bits of programmable memory that are always available to the user, even if the device is secured. These bits can be used for user-specific data.

# 7. Programming/Erasing

Programming/erasing is performed using standard PLD programmers. See *CMOS PLD Programming Hardware and Software Support* for information on software/programming.

## 8. Input and I/O Pull-ups

All ATF16V8B family members have internal input and I/O pull-up resistors. Therefore, whenever inputs or I/Os are not being driven externally, they will float to  $V_{CC}$ . This ensures that all logic array inputs are at known states. These are relatively weak active pull-ups that can easily be overdriven by TTL-compatible drivers (see input and I/O diagrams below).

Figure 8-1. Input Diagram





Figure 8-2. I/O Diagram



# 9. Functional Logic Diagram Description

The Logic Option and Functional Diagrams describe the ATF16V8B architecture. Eight configurable macrocells can be configured as a registered output, combinatorial I/O, combinatorial output, or dedicated input.

The ATF16V8B can be configured in one of three different modes. Each mode makes the ATF16V8B look like a different device. Most PLD compilers can choose the right mode automatically. The user can also force the selection by supplying the compiler with a mode selection. The determining factors would be the usage of register versus combinatorial outputs and dedicated outputs versus outputs with output enable control.

The ATF16V8B universal architecture can be programmed to emulate many 20-pin PAL devices. These architectural subsets can be found in each of the configuration modes described

8

in the following pages. The user can download the listed subset device JEDEC programming file to the PLD programmer, and the ATF16V8B can be configured to act like the chosen device. Check with your programmer manufacturer for this capability.

Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the content of the ATF16V8B. Eight bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision, or date. The User Signature is accessible regardless of the state of the security fuse.

## 10. Software Support

Atmel-WinCUPL is a free tool, available on Atmel's web site and can be used to design in all members of the Atmel ATF16V8B family of SPLDs. Table 10-1 lists popular compilers with the appropriate device mnemonics

**Table 10-1.** Compiler Mode Selection

	Registered	Complex	Simple	Auto Select
ABEL, Atmel-ABEL	P16V8R	P16V8C	P16V8AS	P16V8
CUPL, Atmel-WinCUPL	G16V8MS	G16V8MA	G16V8AS	G16V8
LOG/iC	GAL16V8_R <sup>(1)</sup>	GAL16V8_C7 <sup>(1)</sup>	GAL16V8_C8 <sup>(1)</sup>	GAL16V8
OrCAD-PLD	"Registered"	"Complex"	"Simple"	GAL16V8A
PLDesigner	P16V8R	P16V8C	P16V8C	P16V8A
Tango-PLD	G16V8R	G16V8C	G16V8AS	G16V8

Note: 1. Only applicable for version 3.4 or lower.

# 11. Macrocell Configuration

Software compilers support the three different OMC modes as different device types. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals.

When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode.

In **registered mode** pin 1 and pin 11 are permanently configured as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode.

In **complex mode** pin 1 and pin 11 become dedicated inputs and use the feedback paths of pin 19 and pin 12 respectively. Because of this feedback path usage, pin 19 and pin 12 do not have the feedback option in this mode.

In **simple mode** all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins (pins 15 and 16) will not have the feedback option as these pins are always configured as dedicated combinatorial output.






### 11.1 ATF16V8B Registered Mode

**PAL Device Emulation/PAL Replacement.** The registered mode is used if one or more registers are required. Each macrocell can be configured as either a registered or combinatorial output or I/O, or as an input. For a registered output or I/O, the output is enabled by the  $\overline{\text{OE}}$  pin, and the register is clocked by the CLK pin. Eight product terms are allocated to the sum term. For a combinatorial output or I/O, the output enable is controlled by a product term, and seven product terms are allocated to the sum term. When the macrocell is configured as an input, the output enable is permanently disabled.

Any register usage will make the compiler select this mode. The following registered devices can be emulated using this mode:

16R8 16RP816R6 16RP616R4 16RP4


**Figure 11-1.** Registered Configuration for Registered Mode<sup>(1)(2)</sup>



Notes: 1. Pin 1 controls common CLK for the registered outputs. Pin 11 controls common  $\overline{OE}$  for the registered outputs. Pin 1 and Pin 11 are permanently configured as CLK and  $\overline{OE}$ .

2. The development software configures all the architecture control bits and checks for proper pin usage automatically.


Figure 11-2. Combinatorial Configuration for Registered Mode<sup>(1)(2)</sup>



Notes: 1. Pin 1 and Pin 11 are permanently configured as CLK and OE.

2. The development software configures all the architecture control bits and checks for proper pin usage automatically.

Figure 11-3. Registered Mode Logic Diagram





### 11.2 ATF16V8B Complex Mode

PAL Device Emulation/PAL Replacement. In the complex mode, combinatorial output and I/O functions are possible. Pins 1 and 11 are regular inputs to the array. Pins 13 through 18 have pin feedback paths back to the AND-array, which makes full I/O capability possible. Pins 12 and 19 (outermost macrocells) are outputs only. They do not have input capability. In this mode, each macrocell has seven product terms going to the sum term and one product term enabling the output.

Combinatorial applications with an OE requirement will make the compiler select this mode. The following devices can be emulated using this mode:

16L8

16H8

16P8

Figure 11-4. Complex Mode Option





Figure 11-5. Complex Mode Logic Diagram






## 11.3 ATF16V8B Simple Mode

**PAL Device Emulation/PAL Replacement.** In the Simple Mode, 8 product terms are allocated to the sum term. Pins 15 and 16 (center macrocells) are permanently configured as combinatorial outputs. Other macrocells can be either inputs or combinatorial outputs with pin feedback to the AND-array. Pins 1 and 11 are regular inputs.

The compiler selects this mode when all outputs are combinatorial without OE control. The following simple PALs can be emulated using this mode:

10L8	10H8	10P8
12L6	12H6	12P6
14L4	14H4	14P4
16L2	16H2	16P2


Figure 11-6. Simple Mode Option



\* - Pins 15 and 16 are always enabled.

Note: \* Pins 15 and 16 are always enabled.


Figure 11-7. Simple Mode Logic Diagram






### 12. Test Characterization Data


#### SUPPLY CURRENT vs. INPUT FREQUENCY



### SUPPLY CURRENT vs. SUPPLY VOLTAGE




#### SUPPLY CURRENT vs. AMBIENT TEMPERATURE




# vs. SUPPLY VOLTAGE (TA = 25C) -12


**OUTPUT SOURCE CURRENT** 




#### SUPPLY CURRENT vs. INPUT FREQUENCY




### SUPPLY CURRENT vs. SUPPLY VOLTAGE




### SUPPLY CURRENT vs. AMBIENT TEMPERATURE




#### **OUTPUT SINK CURRENT**



# ATF16V8B/BQ/BQL






0.5 1.0 1.5


0.0


2.0 2.5 3.0 3.5


**OUTPUT VOLTAGE (V)** 


4.0 4.5 5.0













































# 13. ATF16V8B Ordering Information

## 13.1 ATF16V8B Standard Package Options

t <sub>PD</sub> (ns)	t <sub>S</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
			ATF16V8B-10JC ATF16V8B-10PC	20J 20P3	Commercial
10	7.5	7	ATF16V8B-10SC ATF16V8B-10XC	20S 20X	(0°C to 70°C)
	7.5	,	ATF16V8B-10JI ATF16V8B-10PI ATF16V8B-10SI ATF16V8B-10XI	20J 20P3 20S 20X	Industrial (-40°C to 85°C)
			ATF16V8B-15JC ATF16V8B-15PC ATF16V8B-15SC	20J 20P3 20S	Commercial (0°C to 70°C)
15	12	10	ATF16V8B-15XC	20X	
15	12	10	ATF16V8B-15JI ATF16V8B-15PI ATF16V8B-15SI	20J 20P3 20S	Industrial (-40°C to 85°C)
			ATF16V8B-15XI	20X	

Note: The last time buy date is Sept. 30, 2005 for shaded parts.

## 13.2 ATF16V8B Green Package Options (Pb/Halide-free/RoHS Compliant)

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
10	7.5	7	ATF16V8B-10JU	20J	
			ATF16V8B-15JU ATF16V8B-15PU	20J 20P3	Industrial
15	12	10	ATF16V8B-15SU	20\$	(-40°C to 85°C)
			ATF16V8B-15XU	20X	

## 13.3 Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

	Package Type
20J	20-lead, Plastic J-leaded Chip Carrier (PLCC)
20P3	20-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
20\$	20-lead, 0.300" Wide, Plastic Gull-wing Small Outline (SOIC)
20X	20-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)





## 14. ATF16V8BQ/BQL Ordering Information

## 14.1 ATF16V8BQ and ATF16V8BQL Ordering Information

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
			ATF16V8BQ-10JC	20J	
10	7.5	7	ATF16V8BQ-10PC ATF16V8BQ-10SC ATF16V8BQ-10XC	20P3 20S 20X	Commercial (0°C to 70°C)
15	12	10	ATF16V8BQL-15JC ATF16V8BQL-15PC ATF16V8BQL-15SC ATF16V8BQL-15XC	20J 20P3 20S 20X	Commercial (0°C to 70°C)
			ATF16V8BQL-15JI ATF16V8BQL-15PI ATF16V8BQL-15SI ATF16V8BQL-15XI	20J 20P3 20S 20X	Industrial (-40°C to 85°C)

Note: The last time buy date is Sept. 30, 2005 for shaded parts.

## 14.2 ATF16V8BQ and ATF16V8BQL Green Package Options (Pb/Halide-free/RoHS Compliant)

t <sub>PD</sub> (ns)	t <sub>s</sub> (ns)	t <sub>co</sub> (ns)	Ordering Code	Package	Operation Range
			ATF16V8BQL-15JU	20J	
15	10	10	ATF16V8BQL-15PU	20P3	Industrial
15	12	10	ATF16V8BQL-15SU	20S	(-40°C to 85°C)
			ATF16V8BQL-15XU	20X	


## 14.3 Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

	Package Type
20J	20-lead, Plastic J-leaded Chip Carrier (PLCC)
20P3	20-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
20S	20-lead, 0.300" Wide, Plastic Gull-Wing Small Outline (SOIC)
20X	20-lead, 4.4 mm Wide, Plastic Thin Shrink Small Outline (TSSOP)

# 15. Packaging Information

## 15.1 20J - PLCC



Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AA.
- Dimensions D1 and E1 do not include mold protrusion.
   Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

(Offit of Measure = ITIIII)						
SYMBOL	MIN	NOM	MAX	NOTE		
Α	4.191	_	4.572			
A1	2.286	_	3.048			
A2	0.508	_	_			
D	9.779	_	10.033			
D1	8.890	_	9.042	Note 2		
E	9.779	_	10.033			
E1	8.890	_	9.042	Note 2		
D2/E2	7.366	_	8.382			
В	0.660	_	0.813			
B1	0.330	_	0.533			
е	1.270 TYP					

10/04/01


IIILE		
<b>20J</b> , 20-l	ead, Plastic J-leaded Chip Carrier (PLCC	C)


DRAWING NO. REV.






### 15.2 20P3 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-001, Variation AD.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

### **COMMON DIMENSIONS**

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	5.334	
A1	0.381	_	_	
D	24.892	_	26.924	Note 2
E	7.620	_	8.255	
E1	6.096	_	7.112	Note 2
В	0.356	_	0.559	
B1	1.270	_	1.551	
L	2.921	-	3.810	
С	0.203	-	0.356	
еВ	-	_	10.922	
eC	0.000	_	1.524	
е		2.540 T	YP	

1/23/04

2325 O San Jo	se, CA 95131
------------------	--------------

TITLE					
	20-lead ( Package	.62 mm \	Wide)	Plastic	Dual

DRAWING NO.	REV.
20P3	D

## 15.3 20S - SOIC


Dimensions in Millimeters and (Inches). Controlling dimension: Inches. JEDEC Standard MS-013 0.51(0.020) 0.33(0.013) 7.60 (0.2992) 10.65 (0.419) 7.40 (0.2914) 10.00 (0.394) PIN 1 ID PIN 1 -1.27 (0.050) BSC 13.00 (0.5118) 2.65 (0.1043) 12.60 (0.4961) 2.35 (0.0926) 0.30(0.0118) 0.10 (0.0040) 0.32 (0.0125) 0° ~ 8° 0.23 (0.0091) 1.27 (0.050) 0.40 (0.016) 10/23/03 TITLE DRAWING NO. REV. 2325 Orchard Parkway 20S, 20-lead, 0.300" Body, Plastic Gull Wing Small Outline (SOIC) 20S В San Jose, CA 95131







### 15.4 20X - TSSOP

Dimensions in Millimeters and (Inches). Controlling dimension: Millimeters. JEDEC Standard MO-153 AC







10/23/03

REV.

2325 Orchard Parkway San Jose, CA 95131 **TITLE 20X**, (Formerly 20T), 20-lead, 4.4 mm Body Width, Plastic Thin Shrink Small Outline Package (TSSOP)

DRAWING NO. 20X

# 16. Revision History

### 16.1 0364J

- ATF16V8B-25 JC/PC/SC/XC/JI/PI/SI/XI were obseleted in August 1999 ATF16V8BQL-25 JC/PC/SC/XC/JI/PI/SI/XI were obseleted in August 1999 These devices were removed from Section 13. "ATF16V8B Ordering Information" on page 19 and Section 14. "ATF16V8BQ/BQL Ordering Information" on page 20.
- 2. Green Package options added in 2005.





### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

### Regional Headquarters

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-0

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

