# CMPE 411 Computer Architecture

Lecture 11

## Multi-cycle Processor Design

October 5, 2017

www.csee.umbc.edu/~younis/CMPE411/CMPE411.htm

#### Lecture's Overview

#### Previous Lecture:

- Processor design steps
   (ISA analysis, component selection, datapath assembly, control unit)
- Building a datapath (Instruction fetch, register transfer requirements)
- Control unit design
   (Steps of control design, register transfer logic)
- Single cycle processor (Advantage and disadvantage, integration of datapath and control)
- Circuit implementation of control unit (Logic equations, truth tables, combinational circuit)

#### ☐ This Lecture


- → Multi-cycle datapath
- → Multi-cycle control

#### **Overview of Processor Design**


#### **Design Steps:**

- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that affects the register transfer
- 5. Assemble the control logic


✓ Applied for single-cycle processor



## A Single Cycle Processor




#### Abstract View of single cycle processor



→ looks like a FSM with PC as a state



# What's wrong with our CPI=1 processor?





- ☐ Long Cycle Time
- ☐ All instructions take as much time as the slowest
- ☐ Real memory is not so nice as our idealized memory
  - → cannot always get the job done in one (short) cycle



# **Reducing Cycle Time**

- ☐ Cut combinational dependency graph and insert register / latch
- ☐ Do same work in two fast cycles, rather than one slow one









#### **Basic Limits on Cycle Time**

- Next address logic
  - → PC ← branch ? PC + offset : PC + 4
- ☐ Instruction Fetch
  - → InstructionReg ← Mem[PC]
- ☐ Register Access
  - $\rightarrow$  A  $\leftarrow$  R[rs]




# Partitioning the CPI=1 Datapath

Add registers between smallest steps





# **Example Multi-cycle Datapath**





# Recall: Step-by-step Processor Design

- Step 1: Analyze instruction set => datapath requirements


  (ISA => Logical Register Transfers)
- Step 2: Select set of datapath components and establish clocking
- Step 3: Assemble datapath meeting the requirements (RTL + Components => Datapath)
- Step 4: Analyze implementation of each instruction to determine setting of control points that effects the register transfer (Datapath + Logical RTs => Physical RTs)
- Step 5: Assemble the control logic (Physical RTs => Control)

# Step 4: R-type (add, sub, . . .)

inst Logical Register Transfers

ADDU  $R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4$ 

inst	Physical Register Transfers						
IR							
ADDU	A ← R[rs]; B ← R[rt]						
	S ← A + B						
	<b>R[rd] ⇐ S</b> ;	<b>PC</b> ← <b>PC</b> + 4					




## **Step 4: Logical immediate**


<u>inst</u>	<u>Logical</u>	Register	<u>Transfers</u>

ORI  $R[rt] \leftarrow R[rs] OR zx(lm16);$ 

 $PC \Leftarrow PC + 4$ 

inst	Physical Register Transfers						
	_IR ← MEM[pc]						
ORI	$A \leftarrow R[rs]; B \leftarrow R[rt]$						
	S ← A or ZeroExt(Im16)						
	<b>R[rt] ← S</b> ;	PC <b>←</b> PC + 4					






#### Step 4: Load

#### inst Logical Register Transfers

LW  $R[rt] \leftarrow MEM(R[rs] + sx(Im16);$ 

**PC ⇐ PC +** 4

inst	Physical Register Transfers							
	IR ← MEM[pc]							
LW	$A \leftarrow R[rs]; B \leftarrow R[rt]$							
	S ← A + SignEx(Im16)							
	M ← MEM[S]							
	$R[rd] \Leftarrow M;$ $PC \Leftarrow PC + 4$	1						




# Step 4: Store

#### inst Logical Register Transfers

SW  $MEM(R[rs] + sx(Im16) \leftarrow R[rt];$ 

 $PC \Leftarrow PC + 4$ 

inst	Physical Register Transfers						
	_IR ← MEM[pc]						
SW	A ← R[rs]; B ← R[rt]						
	S ← A + SignEx(Im16);						
	$MEM[S] \leftarrow B \qquad PC \leftarrow PC + 4$						



#### Step 4: Branch

#### inst Logical Register Transfers


BEQ if R[rs] == R[rt]

then  $PC \Leftarrow PC + sx(Im16) \parallel 00$ 


else  $PC \leftarrow PC + 4$ 

inst	Physical Register Transfers
	_IR ← MEM[pc]
BEQ Eq	PC ← PC + sx(lm16)    00

inst	Physical Register Transfers
	_IR ← MEM[pc]
BEQ Eq	PC ← PC + 4



## **Multiple Cycle Datapath**





Minimizes Hardware: 1 memory, 1 adder



#### **Control Model**


- ☐ State specifies control points for Register Transfer
- ☐ Transfer occurs upon exiting state (same falling edge)









# Control Spec. for multi-cycle processor



#### **Step 5: Assemble Control**



- ☐ Translate physical register transfers into control points
- □ Assign states
- Then go build the controller







Truth Table

\* Slide is courtesy of Dave Patterson

## **Mapping RTs to Control Points**



# **Assigning States**



# **Detailed Control Specification**

	State	Op field	Eq	Next	IR	РС		Ops	Exe	eC	Mem	Write-Back
		•	-			en se	əl	ΑB	Ex	Sr ALU S	RWM	M-R Wr Dst
	0000	??????	?	0001	1							
	0001	BEQ	0	0011				11				
	0001	BEQ	1	0010				11	1		l	
	0001	R-type	X	0100				11	-	all same ii	Moore n	nachine
	0001	orl	X	0110				11				
	0001	LW	X	1000				11				
	0001	SW	X	1011			\	11/				
	0010	XXXXXX	Χ	0000		1 1						
	0011	XXXXXX	Χ	0000		1 C	)					
R:	0100	XXXXXX	Χ	0101					0	1 fun 1		
	0101	XXXXXX	Χ	0000		1 C	)					0 1 1
ORi:	0110	XXXXXX	X	0111					0	0 or 1		
	0111	XXXXXX	Χ	0000		1 C	)					0 1 0
LW:	1000	XXXXXX	X	1001					1	0 add 1		
	1001	XXXXXX	X	1010							1 0 0	
	1010	XXXXXX	Χ	0000		1 C	)					1 1 0
SW:	1011	XXXXXX	Χ	1100					1	0 add 1		
CSEE	1100	XXXXXX	Χ	0000		<u> 1</u>	)				l 0 1	


#### **Performance Evaluation**

- ☐ What is the average CPI?
  - → state diagram gives CPI for each instruction type
  - → workload gives frequency of each type

Туре	CPI <sub>i</sub> for type	Frequency	CPI <sub>i</sub> x freqI <sub>i</sub>	
Arith/Logic	4	40%	1.6	
Load	5	30%	1.5	
Store	4	10%	0.4	
branch	3	20%	0.6	
		Average CPI:4.1		



#### **Time-state Control Path**



#### Conclusion

#### ☐ <u>Summary</u>

- → Disadvantages of the Single Cycle Processor
  - Long cycle time
  - Cycle time is too long for all instructions except the Load
- → Multiple Cycle Processor:
  - Divide the instructions into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle
- → Control is specified by finite state diagram
- → Follow same 5-step method for designing "real" processor

#### ■ Next Lecture

- → Micro-programmed control
- → Processor exceptions

Read section 4.5 in 5<sup>th</sup> Ed., or 4.5 in the 4<sup>th</sup> Ed. of the textbook

