


Department of Computer Science and Electrical Engineering


Verilog Case-Statement Based State Machines

Prof. Ryan Robucci


Basic State Machines



Implementation of Mealy and Moore Machines



State-Machine Implementation



Every State Machine can be segmented into a combinatorial and sequential parts. We will often code these two pieces in separate code blocks.

(Note: simple register operations such a synchronous reset can be coded in either the comb. or the seq. block, but such simple things make sense to be coded in the sequential piece. An asynchronous reset should be part of the seq. block.)

State-Machine Implementation

Code header

```
module one hot (clk, rst, x,y);
input clk, rst,x;
output y;
reg [1:0] y;
// Declare the symbolic names for states using parameter
parameter [6:0] S1 = 7'b0000001,S2 = 7'b0000010, ...
    S7 = 7'b1000000
                        Consider more meaningful names,
                         e.g. S WAIT FOR READY, S INIT
// Declare current state
reg [2:0] CS,NS; //reg!=register
```

State Register and Logic Behaviors

```
always @ (posedge CLOCK or posedge RESET) begin
        if (RESET == 1'b1) CS <= S1;
                             CS \ll NS;
        else
                                               Note: Having RESET in
end
                                                sensitivity list
                                                implements
always @ (CS or x) begin
                                                Async. reset
    case (CS)
              S1 : begin
                                                Mealy or Moore?
                 y = 2'b00; ◀
                                                     — output
                 if (x[2] \&\& ~x[1] \&\& x[0])
                   NS = S2;
                 else if (x[2] \&\& x[1] \&\& ~x[0])
                   NS = S4;
                                                       nextstate
                 else
                   NS = S1;
              end
               S2 : begin
                    = 2'b10;
```

State-Machine Implementation

Code header

```
module one hot (clk, rst, x,y);
input clk, rst,x;
output y;
reg [1:0] y;
// Declare the symbolic names for states using parameter
parameter [6:0] S1 = 7'b0000001,S2 = 7'b0000010, ...
    S7 = 7'b1000000
                        Consider more meaningful names,
                         e.g. S WAIT FOR READY, S INIT
// Declare current state
reg [2:0] CS,NS; //reg!=register
```

Mealy

```
always @ (posedge CLOCK or posedge REŞET) begin
       if (RESET == 1'b1) CS <= S1;
       else
                            CS \le NS;
                                               Implements
end
                                               Async. reset
always @ (CS or x) begin
    case (CS)
              S1 : begin
                y = \{x[2], \sim x[1] \&\& x[0]\}; — output
                if (x[2] \&\& ~x[1] \&\& x[0])
                  NS = S2;
                else if (x[2] \&\& x[1] \&\& ~x[0])
                                                     nextstate
                  NS = S4;
                else
                  NS = S1;
              end
              S2 : begin
                y = \{x[1] \&\& ~x[1], x[0]\};
```


Mealy

```
always @ (posedge CLOCK or posedge RESET)
                                                 begin
                                                Registers use non-
  if (RESET == 1'b1) CS <= S1;
                                                 blocking assignments.
                        CS \leftarrow NS;
  else
                                                 ...will play better with
end
                                                other code in
                                                simulations.
always @ (CS or x) begin
  case (CS)
    S1 : begin
       y = \{x[2], \sim x[1] \&\& x[0]\};
                                                    Output logic
       if (x[2] \&\& ~x[1] \&\& ~x[0])
         NS = S2;
       else if (x[2] \&\& x[1] \&\& ~x[0])

    Combinatorial Logic

         NS = S4;
                                                uses blocking
       else
                                                statements
         NS = S1;
    end
                                              Every output is set
    S2 : begin
                                                in every case to
       y = \{x[1] \&\& ~x[1], x[0]\};
                                                avoid latches
```

"Registered Output Moore" and "Registered Output Mealy" Machines



Note on "state size" for the sake of formalism

If you consider the output logic register to be part of the state (serving as extended state register variable), a "Registered Output Mealy" machine is technically a Moore Machine.

"OK" Coding Mixed Style for Registered Output Logic (Mealy)... if you are careful

Embedded comb. circuit

blocking and thus encode

"immediate" effect. All

consumers of blocking

signal assignments should be

always @ (posedge CLOCK or posedge RESET)

 $<= \{x[2], temp & x[0]\};$

if (RESET == 1'b1) CS <= S1;

 $temp = \sim x[1];$

begin

else

case (CS)

S1 : begin


```
assignment results should be
          if (x[2] \&\& temp \&\& x[0])
Intended
                                                     within this code block.
          ➤ CS <= S2;
register
                                                     Even within the block, no
          else if (x[2] && x[1] && ~x[0])
outputs
            CS \ll S4;
                                                     consumer may rely on a
should
          else
                                                     value assigned from a
use non-
         CS <= S1;
                                                     blocking statement in a
blockingend
                                                     previous trigger event.
       S2 : begin
            y \le \{x[1] \&\& ~x[1] , x[0]\};
  Remember, any variable written to inside an edge-triggered block can become a
  register regardless of the use of blocking or non-blocking...consider every output
  variable, comb. and seq., in every case and branch of decision tree and make sure
  assignments are always made to avoid latches
```

Coding Styles for Statemachines

- •Registered output cause "delays" so some output transitions need to be coded along with the state transition to a state rather than with the state they are supposed to coincide with (discuss output on prev. slide)
 •Sometimes this feels like your coding outputs in the "previous state"
- or coding output ahead of time to account for register delay. I refer to it as coding the output along with the state transition. This leads to additional lines of code as you need to code each output logic possibly for **every transition to a state rather than once per state**
- •To avoid this "code bloat", yet another approach is to code the registered outputs in a separate block. This leads to three blocks:
 - •Combinatorial Next State Logic along with any combinatorial outputs
 - Sequential State Register
 - •Sequential Registered Outputs according to the destination (next) state from the combinatorial Block.
- •Good contrasting examples can be found here: http://www.sunburst-design.com/papers/CummingsSNUG2003SJ_SystemVerilogFSM.pdf

"Registered Output Moore" and "Registered Output Mealy" Machines

Avoid Delays while allowing registered outputs to be coded with the state they are intended to coincided with, by coding Next State and Output for Next state together.



registered outputs using three always blocks

```
always(posedge clk) begin
 if reset ...
 else CS<=NS:
end
always(*) begin
NS=CS; /*NS is result of combinatorial logic */
case(CS)
 S_init: begin
  if (go==1 \&\& selAB==0) NS=S startA;
 end;
 S_startA: begin
  NS=S init;
                            Next State Logic
 end:
```


and Any combinatorial outputs

```
always (posedge clk) begin
   case (NS)
   S init: begin
     aoA <= 0;
   end;
   S startA: begin
     qoA <= 1;
   end;
               Next State
```


end

Registered **Output Logic** Once Per State Rather than once per transition -May also include **Transition-specific** output rules based on both CS and NS

Example State-Machine: An Arbitrator



Example State-Machine: An Arbitrator



Registered Outputs With Single Always Block

```
module my state machine2(
  input clk,
  input rst,
  output reg startA, //start signal to slave A
  output read\overline{y}, //ready signal to master
  input start
                    //go signal from master
);
req [7:0] CS;
parameter S startA0 = 8'b00000001;
parameter S startA1 = 8'b00000010;
assign ready = ~busyA n;
```

```
always @ (posedge clk) begin
  if (rst == 1)
    CS<=S init;</pre>
  else
    case (CS)
    S init: begin
      if (start == 1) begin
        startA <= 1;
        CS<=S startA0;</pre>
      end else begin
        startA <= 0;
        CS<=S init;
      end
    end
    S startA0: begin
        startA <= 1; //***
        CS<=S startA1;
    end
    S startA1: begin
        startA <= 0;
        CS<=S init;</pre>
    end
  endcase
end
endmodule
```

Registered Outputs 3-Always-Block Style

```
module my state machine2(
   input clk,
   input rst,
   output reg startA,
                       //start signal to slave A
   input busyA n, //busy signal from slave A
  output ready, //ready signal to master
  input start //go signal from master
   req [7:0]
                             CS;
   req [7:0]
                             NS;
  parameter S init = 8'b00000000;
  parameter S startA0 = 8'b00000001;
   parameter S startA1 = 8'b00000010;
   assign ready = ~busyA n;
                             qoA;
   req
                             goA ;
   reg
   always @ (posedge clk) begin
     if (rst == 1)
    CS<=S init;</pre>
     else
    CS \le NS;
   end
```

```
always @ (*) begin
      NS = CS;
    case (CS)
     S init: begin
        if (go) begin
          NS = S startA0;
        end
     end
     S startA0:
     NS = S startA1;
     S startA\overline{1}:
     NS = S init;
      endcase // case (CS)
   end // always @ (*)
   //RESET? DEFAULT?
   always @ (posedge clk) begin
    case (NS)
    S init:
      \overline{}startA <= 0;
     S startA0:
      startA <= 1;
     S startA1:
       startA <= 0;
      endcase
   end
endmodule
```