

CMPE 212


Principles of Digital Design

Lecture 6

Logic Gates

February 10, 2016

www.csee.umbc.edu/~younis/CMPE212/CMPE212.htm



Lecture's Overview

Previous Lecture:

- ➔ Multiplication and division of binary numbers
(unsigned numbers, determining the sign of the results)
- ➔ Binary codes (BCD, Character representation)
(BCD, ASCII, EBCDIC, Unicode, Gray, etc.)
- ➔ Representations for floating point numbers
(Format, scientific notation, standard notation)
- ➔ Error detect and correction codes
(weight, Hamming distance, Hamming codes)

This Lecture:

- ➔ Logic gates
- ➔ Relay and transistor based implementation of logic gates


Example: Automobile Ignition

Engine turns on when: Ignition key is applied AND

- Car is in parking gear OR Brake pedal is on

AND


- Seat belt fastened OR Car is in parking gear



① Switching logic

Automobile Ignition Control

② Define Boolean Variables



③ Write Boolean Function

$$\begin{aligned} M &= K \text{ AND } (P \text{ OR } B) \text{ AND } (S \text{ OR } P) \\ &= K(P + B)(S + P) \end{aligned}$$

Automobile Ignition Control

④ Simplify Boolean Function

$$M = K(P + B)(S + P)$$


$$= K(P + B)(P + S)$$

$$= K(P + BS)$$

Commutativity

Distributivity


⑤ Construct an Optimum Circuit



Implementing the Ignition Control

❑ Switching Devices

- Electromechanical relays (1940s)
- Vacuum tubes (1950s)
- Bipolar transistors (1960 - 1980)
- Field effect transistors (1980 -)
- Nanotechnology devices (future)




❑ Implement the Ignition control using relays

- An electromechanical relay contains:
 - Electromagnet
 - Current source
 - A switch, spring-loaded, normally open or closed
- Switch has two states, open (0) or closed (1).
- The state of switch is controlled by “not applying” or “applying” current to electromagnet


One Switch Controlling Another

$$Y = X$$



- Switches X and Y are normally open
- Y cannot close unless a current is applied to X

$$Y = \overline{X}$$







Inverting Switch

- Normally switch X is closed and Y is open
- Y cannot open unless a current is applied to X

Boolean Operations



- AND – Series connected relays.
- OR – Parallel relays.



Relay Computers


Conrad Zuse (1910-1995)

Z1 (1938)




Z3 (1941) →

Electronic Switching Devices




Electron Tube
Fleming, 1904
de Forest, 1906




Point Contact Transistor
Bardeen, Brattain, Shockley,
1948, Nobel Prize, 1956



Bipolar Junction Transistor



- *Dipolar*: Charges flow through the base
- *MOSFET*: the base becomes a gate




MOSFET



Metal Oxide Semiconductor

Field Effect Transistor

NMOSFET



PMOSFET




Problem: When Gate is on current leakage causes power dissipation

Solution: Complementary MOS

Slide contents is curtesy of Vishwani Agrawal

MOS Transistors


Voltage Controlled resistance




Increase $V_{gs} \rightarrow$ Increase R_{ds}

Increase $V_{gs} \rightarrow$ Decrease R_{ds}

PMOS



NMOS





CMOS means using PMOS and NMOS transistors in a complementary way

Copyright © 2000 by Prentice Hall, Inc.
Digital Design Principles and Practices, 3/e

CMOS Logic Gate: Inverter

PMOS and NMOS transistors are used in a complementary way



| V_{IN} | $Q1$ | $Q2$ | V_{OUT} |
|----------|------|------|-----------|
| 0.0 (L) | off | on | 5.0 (H) |
| 5.0 (H) | on | off | 0.0 (L) |







Figure are Copyright © 2000 by Prentice Hall, Inc.

Switch Model



- PMOS and NMOS transistors can be viewed as switches controlled by voltage level applied to the transistor gate




Alternative Transistor Symbols



Notice the bubble at the p-channel transistor

CMOS NAND Gate

□ Use $2n$ transistors for n -input gate




Equivalent to 2
inverters connected
in parallel (OR)


| A | B | Q1 | Q2 | Q3 | Q4 | Z |
|---|---|-----|-----|-----|-----|---|
| L | L | off | on | off | on | H |
| L | H | off | on | on | off | H |
| H | L | on | off | off | on | H |
| H | H | on | off | on | off | L |

Copyright © 2000 by Prentice Hall, Inc.
Digital Design Principles and Practices, 3/e

3-Input CMOS NAND Gate





| A | B | C | Q1 | Q2 | Q3 | Q4 | Q5 | Q6 | Z |
|---|---|---|-----|-----|-----|-----|-----|-----|---|
| L | L | L | off | on | off | on | off | on | H |
| L | L | H | off | on | off | on | on | off | H |
| L | H | L | off | on | on | off | off | on | H |
| L | H | H | off | on | on | off | on | off | H |
| H | L | L | on | off | off | on | off | on | H |
| H | L | H | on | off | off | on | on | off | H |
| H | H | L | on | off | on | off | off | on | H |
| H | H | H | on | off | on | off | on | off | L |



Basically, 3 inverters connected in parallel (OR configuration of relays)

2-Input CMOS NOR Gate



❑ Like NAND -- $2n$ transistors for n -input gate




| A | B | Q1 | Q2 | Q3 | Q4 | Z |
|---|---|-----|-----|-----|-----|---|
| L | L | off | on | off | on | H |
| L | H | off | on | on | off | L |
| H | L | on | off | off | on | L |
| H | H | on | off | on | off | L |

2 inverters connected in series (AND)

2-Input CMOS AND Gate



| A | B | Q1 | Q2 | Q3 | Q4 | Q5 | Q6 | Z |
|---|---|-----|-----|-----|-----|-----|-----|---|
| L | L | off | on | off | on | on | off | L |
| L | H | off | on | on | off | on | off | L |
| H | L | on | off | off | on | on | off | L |
| H | H | on | off | on | off | off | on | H |




Copyright © 2000 by Prentice Hall, Inc.
Digital Design Principles and Practices, 3/e

Transistor Count in CMOS Gates

| Logic function | Number of transistors | |
|----------------|-----------------------|----------|
| | 1 or 2 inputs | N inputs |
| NOT | 2 | - |
| AND | 6 | $2N + 2$ |
| OR | 6 | $2N + 2$ |
| NAND | 4 | $2N$ |
| NOR | 4 | $2N$ |

Optimized Ignition Logic

$$\begin{aligned} M &= K (P + B S) \\ &= KP + KBS \end{aligned}$$



3 gates, 20 transistors. *Can we reduce transistors?*


Further Optimization

$$M = K(P + BS)$$

$$= \overline{\overline{KP} + \overline{KBS}} \quad (\text{Theorem 3, involution})$$

$$= \overline{KP} \cdot \overline{KBS} \quad (\text{De Morgan's theorem})$$

NAND gates
4+6 transistors



3 gates, 14 transistors.

Conclusion

□ Summary

➔ Logic Gates

(famous gates, gate symbols)

➔ Circuit implementation of logic gates

(TTL transistors, logic equivalent voltage level, CMOS implementation)

□ Next Lecture

➔ Switching Functions

Reading supplement from Wakely's Book

