CMPE 411 Computer Architecture

Lecture 10

Single-Cycle Datapath and Control

October 3, 2017

www.csee.umbc.edu/~younis/CMPE411/CMPE411.htm

Lecture's Overview


Previous Lecture:

- Representation of floating point numbers
 (Sign, exponent, mantissa, single & double precision, IEEE 754)
- Floating point arithmetic (Addition and Multiplication)
- Normalizing Floating point numbers
 (Rounding, zero floating point number, special interpretation)


☐ This Lecture:

- Processor design steps
- Building a datapath
- Control unit design
- Assemble a single cycle processor

Introduction




- ☐ We studied the user prospective: instruction set architecture, performance
- ☐ Performance of a machine is determined by:
 - → Instruction count
 - → Clock cycle time
 - → Clock cycles per instruction
- ☐ Processor design (datapath and control) will determine:
 - → Clock cycle time
 - → Clock cycles per instruction



Inst. Count Cycle Time


How to Design a Processor: step-by-step

- 1. Analyze instruction set => datapath requirements
 - the meaning of each instruction is given by the register transfers
 - datapath must include storage element for ISA registers possibly more
 - datapath must support each register transfer
- 2. Select a set of datapath components and establish clocking methodology
- 3. Assemble datapath that meets the requirements
- 4. Analyze the implementation of each instruction to determine setting of control points that affects the register transfer
- 5. Assemble the control logic



The MIPS Instruction Formats

☐ All MIPS instructions are 32 bits, in one of three formats:



The different fields are:

op: operation of the instruction

rs, rt, rd: the source and destination register specifiers

shamt: shift amount

funct: selects the variant of the operation in the "op" field


address / immediate: address offset or immediate value


target address: target address of the jump instruction



Step 1a: The instruction Subset for today

- ☐ ADD and SUB
 - → add rd, rs, rt
 - → sub rd, rs, rt
- □ OR Immediate:
 - → ori rt, rs, imm16






- ☐ LOAD & STORE Word
 - → Iw rt, rs, imm16
 - → sw rt, rs, imm16

31	26	21	16	0
	ор	rs	rt	immediate
	6 bits	5 bits	5 bits	16 bits

- BRANCH:
 - → beq rs, rt, imm16





Logical Register Transfers

Logical register transfer gives the meaning of the instructions

☐ All start by fetching the instruction

```
op | rs | rt | rd | shamt | funct = MEM[ PC ]
op | rs | rt | Imm16 = MEM[ PC ]
```

inst. Register Transfers

```
ADD R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4
```

SUB
$$R[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4$$

ORi
$$R[rt] \leftarrow R[rs] + zero_ext(lmm16);$$
 $PC \leftarrow PC + 4$

LW
$$R[rt] \leftarrow MEM[R[rs] + sign_ext(lmm16)];$$
 $PC \leftarrow PC + 4$

SW MEM[R[rs] + sign_ext(lmm16)]
$$\Leftarrow$$
 R[rt]; PC \Leftarrow PC + 4



Back to Processor Design

Step 1: Requirements of the Instruction Set

- Memory: instruction & data
- ☐ Registers (32 x 32): read RS, read RT, Write RT or RD
- □ Program Counter
- □ Extender
- ☐ Add and Sub register or extended immediate
- □ Add 4 or the extended immediate to PC


Step 2: Components of the Datapath

- □ Combinational Elements
- ☐ Storage Elements
 - → Clocking methodology

Combinational Elements


AND-gate

- Multiplexer
 - Y = S ? I1 : I0




Adder

$$Y = A + B$$





Arithmetic/Logic Unit




Combinational Logic Elements

Basic Building Blocks









* Figures are courtesy of Dave Patterson

Storage Elements

Register:

- ☐ Similar to the D Flip Flop except
 - → N-bit input and output
 - → Write Enable input
- Write Enable:
 - → negated (0): Data Out will not change
 - → asserted (1): Data Out will become Data In

Register File:


- ☐ Consists of 32 registers:
 - → Two 32-bit output busses: busA and busB
 - → One 32-bit input bus: busW
- ☐ A register is selected by:
 - → RA (number) selects a register to put on busA (data)
 - → RB (number) selects a register to put on busB (data)
 - → RW (number) selects a register to be written via busW (data) when Write Enable is 1
- ☐ Clock input (CLK)
 - → The CLK input is a factor ONLY during write operation
 - → During read operation, behaves as a combinational logic block:

RA or RB valid => busA or busB valid after "access time."

Data In


N

Clk



Clocking Methodology


- ☐ Combinational logic transforms data during clock cycles
 - → Between clock edges
 - →Input from state elements, output to state element
 - → Longest delay determines clock period





* Slide is courtesy of Dave Patterson


Clocking Methodology



- ☐ All storage elements are clocked by the same clock edge
- ☐ Cycle Time = CLK-to-Q + Longest Delay Path + Setup + Clock Skew
- ☐ (CLK-to-Q + Shortest Delay Path Clock Skew) > Hold Time




Step 3: Datapath Assembly



- □ Register Transfer Requirements ☑ Datapath Assembly
- Datapath should support:
 - → Instruction fetch
 - → Operands reading
 - → Operation execution




Instruction Fetch Unit



- ☐ Fetch the Instruction: mem[PC]
- ☐ Update the program counter:
 - → Sequential Code:

→ Branch and Jump:

PC <- "something else"





Supporting Add & Subtract

 $R[rd] \leftarrow R[rs] \text{ op } R[rt]$

Example: add rd, rs, rt

- → Ra, Rb, and Rw come from instruction's rs, rt, and rd fields
- → ALUctr and RegWr: control logic after decoding the instruction









* Slide is courtesy of Dave Patterson

Register-Register Timing



Logical Operations with Immediate


 $R[\underline{rt}] \leftarrow R[rs]$ op ZeroExt[imm16]






Supporting Load Operations

R[rt] <- Mem[R[rs] + SignExt[imm16]] Example: lw rt, rs, imm16



Supporting Store Operations


Mem[R[rs] + SignExt[imm16] <- R[rt]] Example: sw rt, rs, imm16




Datapath for Branch Operations

beq rs, rt, imm16

Datapath generates condition (equal)



Processor Datapath



Critical Path

<u>Critical Path</u> (Load Operation) =


Register File's Access Time +

Instruction Memory's Access Time +

PC's Clk-to-Q +

Register file and ideal memory:

- → The CLK input is a factor ONLY during write operation
- → During read operation, behave as combinational logic:
- → Address valid ⇒ Output valid after "access time"



Summary

Design Steps:


- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic

Next { Coordination for proper operation | Processor | Memory | Devices | Input | Output | Ou


√ done so far

Single-cycle Datapath

☐ Today's lecture will show you how to generate the control signals (<u>underline</u>)



Instruction Fetch Unit



Instruction ← mem[PC]

same for all instructions


 $PC \Leftarrow PC + 4$

same for all instructions except: Branch & Jump




* Figures are courtesy of Dave Patterson


Single Cycle Datapath during Add




 $R[rd] \leftarrow R[rs] + R[rt]$




Datapath during Or Immediate




 $R[rt] \leftarrow R[rs]$ or ZeroExt[Imm16]




Datapath during Or Immediate




 $R[rt] \leftarrow R[rs]$ or ZeroExt[Imm16]



Single Cycle Datapath during Load




R[rt] ← Data Memory {R[rs] + SignExt[imm16]}






Single Cycle Datapath during Store




Data Memory {R[rs] + SignExt[imm16]}

R[rt]




Single Cycle Datapath during Store




Data Memory {R[rs] + SignExt[imm16]}


R[rt]




Single Cycle Datapath during Branch



if (R[rs] - R[rt] == 0) then $Zero \Leftarrow 1$; else $Zero \Leftarrow 0$




Instruction Fetch Unit at End of Branch





Step 4: Given Datapath: RTL ⇒ Control





Value of Control Signals

inst

Register Transfer

```
PC \subset PC + 4
         R[rd] \leftarrow R[rs] + R[rt];
ADD
         ALUsrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"
                                                      PC \subset PC + 4
         R[rd] \leftarrow R[rs] - R[rt];
SUB
         ALUsrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"
         R[rt] \leftarrow R[rs] + zero\_ext(Imm16); PC \leftarrow PC + 4
ORi
          ALUsrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC sel = "+4"
         R[rt] \leftarrow MEM[R[rs] + sign\_ext(Imm16)]; PC \leftarrow PC + 4
LOAD
          ALUsrc = Im, Extop = "Sn", ALUctr = "add",
                                              nPC sel = "+4"
          MemtoReg, RegDst = rt, RegWr,
         MEM[ R[rs] + sign_ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
STORE
```

MEM[R[rs] + sign_ext(Imm16)]
$$\leftarrow$$
 R[rs]; PC \leftarrow PC + 4
ALUsrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC_sel = "+4"

BEO

if (R[rs] == R[rt]) then PC \leftarrow PC + sign_ext(Imm16)] || 00 else PC \leftarrow PC + 4 nPC sel = "Br", ALUctr = "sub"




A Summary of the Control Signals

0		£	10 0000	10 0010		Wo Da	n't Cara :	1	
See		func	10 0000	10 0010	<u> </u>	we Do	on't Care :	-)	
Appendix -	Α Ι	► op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
			add	sub	ori	lw	sw	beq	jump
	RegDst		1	1	0	0	Х	Х	Х
	ALUSrc		0	0	1	1	1	0	Х
	MemtoReg	g	0	0	0	1	Х	Х	Х
	RegWrite		1	1	1	1	0	0	0
	MemWrite	•	0	0	0	0	1	0	0
	nPCsel		0	0	0	0	0	1	0
	Jump		0	0	0	0	0	0	1
	ExtOp		Х	Х	0	1	1	Х	Х
	ALUctr<2:	:0>	Add	Subtract	Or	Add	Add	Subtract	XXX
	31 26	,	21	16	11	6	}	0	-
R-type	ор	rs	S	rt	rd	shamt	func	et add,	sub
I-type	ор	rs	S	rt		immediat	е	ori, I	w, sw, be
J-type	ор	target address jump)		


* Slide is courtesy of Dave Patterson

The Concept of Local Decoding

ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	Х	Х	Х
ALUSrc	0	1	1	1	0	Х
MemtoReg	0	0	1	Х	Х	Х
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	Х	0	1	1	Х	Х
ALUop <n:0></n:0>	"R-type"	Or	Add	Add	Subtract	xxx



Encoding of ALUop




- ☐ In this exercise, ALUop has to be 2 bits wide to represent:
 - → (1) "R-type" instructions
 - → "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add (address calculation), and (4) Subtract (BEQ instruction)
- ☐ To implement the full MIPS ISA, ALUop has to be 3 bits for:
 - → (1) "R-type" instructions
 - → "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	XXX
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	XXX




Decoding of the "func" Field



	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtrac	XXX
ALUop<2:0>	1 00	0 10	0 00	0 00	0 01	XXX

	31	26	2	1	16	11	6	0
R-type		ор	rs	rt		rd	shamt	funct

funct<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than



ALUctr<2:0>	ALU Operation
000	Add
001	Subtract
010	And
110	Or
111	Set-on-less-than



The Truth Table for ALUctr

ALUop	R-type	ori	lw	sw	beq
(Symbolic)	"R-type"	Or	Add	Add	Subtrac
ALUop<2:0>	_/ 1 00	0 10	9 00	0.00	0 01


funct<3:0>	Instruction Op.
,0000	add
/ 0010	subtract
/ 0100	and
0101	or
1010	set-on-less-than

	ALUop			fur	10		ALU		ALUctr	
bit<2>	bit<1>	bit<0>/	bit<3>	bit<2>	bit<1>	bit<0>	Operation	bit<2>	bit<1>	bit<0>
0	/ 0	0 🖍	Х	X	X	X /	Add	0	1	0
0 ,	/ x	1	Х	Х	Х	x /	Subtract	1	1	0
0 /	1	Х	Х	Х	Х	x /	Or	0	0	1
1 ₺	Х	Х	0	0	0	0,	Add	0	1	0
1	Х	Х	0	0	1	0	Subtract	1	1	0
1	Х	Х	0	1	0	0	And	0	0	0
1	Х	Х	0	1	0	1	Or	0	0	1
1	Х	Х	1	0	1	0	Set on <	1	1	1



The Logic Equation for ALUctr

ALUop				fu			
bit<2>	bit<1>	bit<0>	bit<	3> bit<2:	> bit<1:	> bit<0>	ALUctr<2>
0	Х	1	Х	Х	Х	Х	1
1	Х	Х	0	0	1	0	1
1	Х	Х	1	0	1	0	1



This makes func<3> a don't care

Similarly:




Step 5: Logic for each control signal

- \square nPC_sel \leftarrow if (OP == BEQ) then ZERO else 0
- □ ALUsrc ← if (OP == "Rtype") then "regB" else "immed"
- □ ALUctr ← if (OP == "Rtype") then **funct**elseif (OP == ORi) then "OR"
 elseif (OP == BEQ) then "sub"
 else "add"
- \square ExtOp \leftarrow if (OP == ORi) then "zero" else "sign"
- \square MemWr \leftarrow (OP == Store)
- □ MemtoReg ← (OP == Load)
- \square RegWr: \leftarrow if ((OP == Store) || (OP == BEQ)) then 0 else 1



"Truth Table" for the Main Control



ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	Х	Х	Х
ALUSrc	0	1	1	1	0	Х
MemtoReg	0	0	1	Х	Х	Х
RegWrite	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	Х	0	1	1	Х	Х
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtract	XXX
ALUop <2>	1	0	0	0	0	Х
ALUop <1>	0	1	0	0	0	Х
ALUop <0>	0	0	0	0	1	Х




The "Truth Table" for RegWrite

ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0


```
RegWrite = R-type + ori + Iw
```


- - + !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)
 - + op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)






Implementation of the Main Control






* Slide is courtesy of Dave Patterson

A Single Cycle Processor



Worst Case Timing (Load)



Conclusion

☐ <u>Summary</u>

- → Processor design steps (ISA analysis, component selection, datapath assembly, control unit)
- → Building a datapath (Instruction fetch, register transfer requirements)
- → Control unit design (Steps of control design, register transfer logic)
- → Single cycle processor (Advantage and disadvantage, integration of datapath and control)
- → Circuit implementation of control unit (Logic equations, truth tables, combinational circuit)

→ Next Lecture

- → Multi-cycle datapath
- → Multi-cycle control

Read section 4.4 in 5th Ed., or section 4.4 in 4th Ed. of the textbook