

Department of Computer Science and Electrical Engineering

CMPE 415 Synthesis and Loops

Prof. Ryan Robucci

Single Assignment Code

Consider the following code:

```
a=b+1;
a=a*3;
```

This is the same as

```
a = (b+1)*3;
```

- This only assigning a, and there is a single assignment to it.
- It can be implemented in hardware with

```
[register b] \rightarrow (+1) \rightarrow (x3) \rightarrow [register a]
```

Conversion to Single Assignment

 A technique uses variable creation and renaming to create single assignments in section of code:

```
a1=b+1;
a2=a1*a3;
```

MERGE

We'll first motivate MERGE with another example:

```
a=b;
for(i=1;i<6;i++){
    a=a+i
}
```

Attempt:

Merge Example and Synthesis Image Borrowed From Schaumont, Patrick <u>A Practical Introduction to Hardware/Software Codesign</u>, Springer ISBN 978-1-4614-3737-6

Solution is to use introduce the concept of a MERGE.

A MERGE maps to a mux in hardware, typically creating a loop or feedback.

Still must ensure that no combinatorial loops are formed, adding registers and multiple clock cycles as needed (below a2 may be implemented a register to ensure this).

Unrolling and Simplification

Unrolling can be used to create single assignment code: a1=b;

```
a1=b;
a2=a1+1;
a3=a3+2;
a4=a4+3;
a5=a5+4;
a6=a6+5;
```

This can be implemented in one clock cycle with HW and 5 adders.

Simplification can trim unnecessary complexity from run time

```
a = b+15;
```

a single adder in one clock cycle

Single Assignment Code Example

Original Code


Single Assignment Code

```
int gcd(int a1 , int b1) {
while (MERGE(a1,a2)!=MERGE(b1,b2){
    a3 = MERGE(a1,a2);
    b3 = MERGE(b1,b2);
    if (a3 > b3)
     a2 = a3-b3;
    else
      B2 = b3-a3;
    return a2;
```

Single Assignment Code

```
int gcd(int a1 , int b1) {
   while (MERGE(a1,a2)!=
        MERGE(b1,b2){
     a3 = MERGE(a1,a2);
     b3 = MERGE(b1, b2);
     if (a3 > b3)
       a2 = a3-b3;
     else
      B2 = b3-a3;
   return a2;
```

Single Assignment Code Hardware Implementation



Single Assignment Code allows examination of data dependencies and hardware resources such as what can be done in a single clock cycle (combinatorial) and where a register is required.

These concepts are also important when writing behavioral HDL code in Verilog or VHDL.

Synthesizeable Combinatorial Code with attention to Loops


- with attention to Loops
 Today we'll discuss a few constructs which involve a concern of Control Loops and Data (dependency) Loops in procedural HDL
- We'll first concern ourselves with combinatorial behavior and then allow additional flexibility with sequential
- Should not attempt to synthesize any code that implements unresolvable dependency loops as combinatorial HW (executes in one clock cycle)

Single Assignment Code (1)

 Think of each statement as a node on a graph with the edges denoting dependencies. Nodes can be producers and consumers of values. A graph with loops cannot be directly resolved as a combinatorial circuit.

The inputs not generated from within the code are also nodes (they represent an assignment from elsewhere).

```
y1 = a+b;
y2 = y1+c;
y3 = y1+y2*y2;
```




Single Assignment Code (2)

 Branches can be thought of as multiplexors that depend on the evaluation of conditional expression.

A new flag variable based on the condition evaluation may be introduced to make this clear.


```
y1 = a+b;
if (y1 < 0)
  y2 = 0;
else
  y2 = y1;

y1 = a+b;
flag = (y1 < 0);
  y2 = flag?0:y1;</pre>
```



Single Assignment Code (3)

- To achieve the status of single assignment code, every variable may only be assigned once.
- We may need to convert code to an equivalent single-assignment code to understand its underlying structure. To do this introduce additional variables when variables are assignment more than once.



Verilog Synthesis: Feedback (data dependency loops)

```
always @ (a,b) begin
y = 0;
y = y&a;
y = y&b;
end
```

No feedback after substitutions

```
always @ (a,y) begin y = ~(y&a); end
```

Feedback

```
always @ (a,b,yA,yB)
begin
yA = ~(yB&a);
yB = ~(yA&b);
end
```

Feedback

y:1

and2b1

yB_and0000_imp_yB_and00001

inv

yA_imp_yA1

inv

yA_imp_yA1

yB_imp_yB1

```
always @ (posedge clk)
begin
y = ~(y&a);
end
```

This clearly does not attempt to describe combinatorial hardware it is edge-triggered describing sequential hardware. A register y is inserted.

Combinatorial Synthesis: Loops

- Static Loops: Number if iterations defined at compile time. Can directly perform finite unrolling Often synthesizers cannot convert non-static loops to combinatorial circuit.
- In the example below, the condition that is checked before every iteration is dependent on assignments within the body of the loop.
- Furthermore, the multiple data movements are problematic

While Loop

```
temp=datain;
count =0;
for (index=0;|temp;index=index+1)
begin
  if temp[0]==1 (count=count +1)
  temp>>1;
end
```

Combinatorial Synthesis: Loops

 Should rewrite to have static loop count and no implied data movement:

While Loop

```
count =0;
for(index=0;index<8;index=index+1) begin
  if temp[index]==1 (count=count +1);
end</pre>
```

Synthesis: Feedback (data dependency loops)

Registered logic (mix comb and seq.) should be separated to understand the dependencies. New variables may be introduced to denote the difference in signals before and after a register.

```
always @ (posedge clk) begin
if (counter == CNT_MAX)
    counter <= 0;
else
    counter <= counter +1;
end</pre>
```

Feedback is perhaps unclear here. See rewrite below.

```
always @ (posedge clk) begin
  counter <= counter_comb;
end

always @ * begin
  flag = counter == CNT_MAX;
  counter_comb = flag?0:counter+1;
end</pre>
```

Feedback across clock cycles is OK.

No feedback in comb. part.

Synthesis: keyword disable

 The keyword disable may be used to implement a "break" from a loop. Consider this not yet covered and avoid for now.

Sequential Synthesis: Loops

 Note you may be able describe a sequential circuit with non-static loops, but this is commonly NOT SUPPORTED by synthesizers.

"while" loop with iteration synced to a clock


```
count =0;
for(index=0;|temp;index=index+1) begin
  @(posedge clk);
  if temp[0]==1 (count=count +1)
  temp>>1;
end
```

Synthesis: Multicycle Operation

Typical to employ multi-cycle operations to reduce hardware through resource sharing (reuse of hardware in difference clock cycles) and reduce the critical path lengths.

always @ (posedge clk)
begin
 temp=a*b;
 @(posege clk)
 y=temp*c;
end

 We'll want to understand how to implement multi-cycle operations using state machines



Key Points

- Combinatorial data dependency loops cannot be synthesized
- Static for loops can be synthesized by being unrolled
- Dynamic for Loops may not be understood by the synthesizer
- Dynamic for Loops with timing control may be synthesized as a "multicycle operation" or a state machine.
- We'll want to formalize multi-cycle operations as state machines.

A structural "for loop": For...Generate

- Uses a special indexing variable defined using genvar. Within a generate block indicated using keyword generate
- Use for repetitive structural instantiations

```
genvar index;
generate
for (index=0; index < 8; index=index+1)</pre>
  begin: gen_code_label
    BUFR BUFR_inst (
      .O(clk_o(index)), // Clock buffer ouptput
      .CE(ce), // Clock enable input
      .CLR(clear), // Clock buffer reset input
      .I(clk_i(index)) // Clock buffer input
  end
endgenerate
```

For...Generate example: Adder

 An adder is a good example since it involves a repetitive structure with interconnection between instantiations

```
genvar index;
generate
for (index=0; index < 8; index=index+1)</pre>
  begin: gen_code_label
    adder adder_inst (
      .cin(c[index]),
      .a(a[index]),
      .b(b[index]),
      .cout(c[index+1]), crafted index expression
      .y(u[index])
  end
endgenerate
```

Concluding Points

- Combinatorial dependency loops cannot be synthesized
- Static for loops can be synthesized by being unrolled
- Dynamic for Loops may not be synthesizable
- Dynamic for Loops with timing control may be synthesized as a "multicycle operation" or a state machine.
- Repetitive/Patterned Structural Instantiations may be done with for...generate loops
- We'll want to formalize multi-cycle operations as state machines.