
CMPE 310 Systems Design and Programming


L14: Chapter 12 – Interrupts



L14 Objectives

- * Explain how the x86 PC executes interrupts by using the interrupt vector table and interrupt routines
- * Describe the difference between hardware & software interrupts





CMPE 310

2

Interrupt Vector Table

- * INT (single step) and INT3 (breakpoint) behave in a similar way.
 - * INT n:
 - * Microprocessor saves the FR & CS:IP
 - * Calls ISR located at a fixed memory location (n *4).
 - * The INT instruction is a two bytes instruction, opcode plus n.
- * BOUND and INTO are both conditional.
 - * BOUND:
 - * BOUND AX, DATA

;Compares AX with DATA

- * AX is compared with DATA and DATA+1, if less than an interrupt occurs.
- * AX is compared with DATA+2 and DATA+3, if greater than an interrupt occurs.
- * INTO:
 - * Checks the overflow flag (OF). If OF=1, the ISR is called.
- * IRET removes 6 bytes from the stack, 2 for IP, 2 for CS and 2 for FLAGS.

Real Mode Interrupts


After the execution of each instruction, the microprocessor determines whether an interrupt is active by checking, in order:

- 1. Other instruction executions
- 2. Single-step
- 3. NMI
- 4. Coprocessor segment overrun
- 5. INTR
- 6. INT instructions
- * If one or more of these conditions are present, then:
 - 1. FLAGS is pushed onto the stack
 - 2. Both the interrupt (IF) and trap (TF) flags are cleared, which disables the INTR pin and the trap or single-step feature.
 - 3. The CS and IP are pushed onto the stack.
 - 4. The interrupt vector contents are fetched and loaded into CS and IP and execution resumes in the ISR.
 - 5. On IRET, CS, IP and FLAGS are popped.
 - * IF and TF are set to the state prior to the interrupt.

CMPE 310

Real and Protected Mode Interrupts


- The return address (CS:IP) is pushed onto the stack during the interrupt.
- * The return address can point to:
 - * The next instruction.
 - * The offending (current) instruction.
 - * The latter case occurs for interrupts 0, 5, 6, 7, 8, 10, 11, 12 and 13.
 - * This makes it possible to try the instruction again in case of error.
- * Protected Mode:
 - * The same interrupt assignments are made and the same sequence of operations occurs in protected mode but the interrupt table is different.
 - Instead, uses 256 interrupt descriptors stored in the interrupt descriptor table (IDT).





Hardware Interrupts

The INTR pin must be externally decoded to select a vector.

- * Any vector is possible, but the interrupt vectors between 20H and FFH are usually used (Intel reserves vectors between 00H and 1FH).
- * INTA is an output of the microprocessor to signal the external decoder to place the interrupt number on data bus connections D7-Do.
- * The INTR pin is set by an external device (8259A) and cleared in the ISR.
 - The input is automatically disabled by the microprocessor once it is recognized and re-enabled by IRET or IRETD instruction.
 - * Timing diagram of the handshake.










CMPE 310

5





CMPE 310



Next time

* Programmable Interrupt Controller

STOP

7

CMPE 310