8086 Microprocessor Design Project

CMPE 310 Systems Design and Programming Sabbir Ahmed

May 1, 2017



Contents

1.1 Purpose 1.2 Scope and Organization of Document 2 8086 Microprocessor 2.1 Features 2.2 Address and Data Buses 2.3 Control Bus 3 Decoding 3.1 Programming Logic Device - 16L8 3.2 Programming the PLD 4 Clock Generator - 8284 4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation 7 Programmable Interval Timer - 8254
1.2 Scope and Organization of Document 2 8086 Microprocessor 2.1 Features 2.2 Address and Data Buses 2.3 Control Bus 3 Decoding 3.1 Programming Logic Device - 16L8 3.2 Programming the PLD 4 Clock Generator - 8284 4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
2.1 Features 2.2 Address and Data Buses 2.3 Control Bus 3 Decoding 3.1 Programming Logic Device - 16L8 3.2 Programming the PLD 4 Clock Generator - 8284 4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
2.2 Address and Data Buses 2.3 Control Bus 3 Decoding 3.1 Programming Logic Device - 16L8 3.2 Programming the PLD 4 Clock Generator - 8284 4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
2.3 Control Bus Decoding 3.1 Programming Logic Device - 16L8 3.2 Programming the PLD Clock Generator - 8284 4.1 Description Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
3 Decoding 3.1 Programming Logic Device - 16L8 3.2 Programming the PLD 4 Clock Generator - 8284 4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
3.1 Programming Logic Device - 16L8 3.2 Programming the PLD 4 Clock Generator - 8284 4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
3.2 Programming the PLD 4 Clock Generator - 8284 4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
3.2 Programming the PLD 4 Clock Generator - 8284 4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
4.1 Description 5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
5 Memory Architecture 5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
5.1 Static Random Access Memory - CY7C199 5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
5.2 Interfacing Memory Banks with the Microprocessor 5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
5.3 Addressing 5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
5.4 CMOS Flash Memory - 28F010 5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
5.5 Flash Memory Implementation 5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description 6.2 Interfacing with a 5x5 Keyboard Matrix 6.3 Addressing 6.4 Programming the Keyboard Interface 6.5 Command Words to Program the 8279 6.6 Assembly Implementation
5.6 Addressing Flash Memory 6 Programmable Keyboard/Display Interface - 8279 6.1 Description
6.1 Description
6.1 Description
6.2 Interfacing with a 5x5 Keyboard Matrix
6.3 Addressing
6.4 Programming the Keyboard Interface
6.5 Command Words to Program the 8279
6.6 Assembly Implementation
7 Programmable Interval Timer - 8254
, 11001 411111411141 0201
7.1 Description
7.2 Programming
7.3 Addressing
7.4 Assembly Implementation
8 External Headers 1
8.1 Description
8.2 Interfacing 30-Pin Headers with the 8255
8.3 Addressing
8.4 Assembly Implementation and Programming of the 8255
8.5 Interfacing 14-Pin Headers with the 8254
8.6 Interfacing 14-Pin Headers with the 8259
8.7 Interfacing 60-Pin External Header to the Address, Data and Control Bus 1

9	Inter	rupt Controller - 8259	11
	9.1	Description	11
	9.2	Implementing a Master Interrupt Controller	11
	9.3	Addressing	11
	9.4	Assembly Implementation and Programming	11

1 Introduction

This document provides detailed instructions to develop an 8086 microprocessor board using Cadence® OrCAD® Capture software. Included are the schematics of individual IC components and their description. Details of the ICs include decoding, programming specifications, and descriptions of IC pinouts.

1.1 Purpose

As per the project description, this document is to serve as the only documentation of the operational and functional specifications of the Intel 8086. The documentation is to be thorough and concise to provide information to design a similar board.

1.2 Scope and Organization of Document

The document will elaborate on the individual building blocks of the 8086 board. The integrated circuit (IC) chips used in designing the board will be discussed, along with brief, high-level overviews of their pinouts, their various connections and their functionalities. The connections and dependencies between the different components such as memory and IO devices will be discussed in detail.

The document is organized into sections that cover the individual components and their IC pinouts, functionalities, connections and role in the 8086 board. Schematics of the different components and their circuitry are included. Code snippets, including the VHDL (VHSIC Hardware Description Language) implementations of the decoding hardware and the Assembly implementations of the data and memory addressing, are also incorporated in the document.

2 8086 Microprocessor

The 8086 microprocessor is an enhanced version of the 8085 microprocessor developed by Intel in 1978. It is a 16-bit microprocessor, with 20 address lines and 16 data lines to provide up to 1 MB of physical memory.




Figure 1: 8086 Microprocessor

2.1 Features

The 8086 microprocessor is known for its significant advancements since its predecessors. The most prominent features include, but are not limited to:

- 6 bytes of cache memory for faster processing
- Pipelining stages: Fetch Stage and Execute Stage
- Instruction queue
- 256 vectored interrupts
- Maximum and minimum modes of operation, suitable for multiple and single processors respectively

2.2 Address and Data Buses

2.3 Control Bus




Figure 2: Architecture of 8086

- 3 Decoding
- 3.1 Programming Logic Device 16L8
- 3.2 Programming the PLD

4 Clock Generator - 8284

4.1 Description

5 Memory Architecture

- 5.1 Static Random Access Memory CY7C199
- 5.2 Interfacing Memory Banks with the Microprocessor
- 5.3 Addressing
- 5.4 CMOS Flash Memory 28F010
- 5.5 Flash Memory Implementation
- 5.6 Addressing Flash Memory

6 Programmable Keyboard/Display Interface - 8279

- 6.1 Description
- 6.2 Interfacing with a 5x5 Keyboard Matrix
- 6.3 Addressing
- 6.4 Programming the Keyboard Interface
- 6.5 Command Words to Program the 8279
- 6.6 Assembly Implementation

7 Programmable Interval Timer - 8254

- 7.1 Description
- 7.2 Programming
- 7.3 Addressing
- 7.4 Assembly Implementation

8 External Headers

- 8.1 Description
- 8.2 Interfacing 30-Pin Headers with the 8255
- 8.3 Addressing
- 8.4 Assembly Implementation and Programming of the 8255
- 8.5 Interfacing 14-Pin Headers with the 8254
- 8.6 Interfacing 14-Pin Headers with the 8259
- 8.7 Interfacing 60-Pin External Header to the Address, Data and Control Bus

- 9 Interrupt Controller 8259
- 9.1 Description
- 9.2 Implementing a Master Interrupt Controller
- 9.3 Addressing
- 9.4 Assembly Implementation and Programming