1. Problems in this exercise refer to the following sequence of instructions:

(a) Question Indicate dependences and their type.

Answer

RAW: I1 -> I2 (\$5), I1 -> I3 (\$5) WAR: I2 -> I3 (\$5), I1 -> I3 (\$5)

WAW: I1 -> I3 (\$5)

(b) **Question** Assume there is not forwarding in this pipeline processor, indicate hazards and add NOP instructions to eliminate them.

Answer

With no forwarding, the only hazards are the RAW.

(c) **Question** Assume there is full forwarding, indicate hazards and add NOP instructions to eliminate unresolved cases.

Answer

The only hazard with full forwarding is the RAW:

The remaining problem in this exercise assumes the following clock cycle times:

Without forwarding: 200 ps With full forwarding: 250 ps

With ALU-ALU forwarding only: 220 ps

(d) **Question** What is the total execution time of this instruction sequence without forwarding and with full forwarding? What is the speed-up achieved by adding full forwarding to a pipeline that had no forwarding?

Answer

With full forwarding, the instructions need 4 cycles. With no forwarding, the instructions need 5 cycles.

$$\therefore \frac{200 \cdot 5}{250 \cdot 4} = 1$$

(e) Question What is the total execution time of this instruction sequence with only ALU-ALU forwarding? What is the speed-up over a no-forwarding pipeline?

Answer

Total time: 220 · 5 = 1100 ps Speed up: $\frac{1000}{1100} = 0.91$

2. For this problem, assume that all branches are resolved in ID stage and are perfectly predicted (this eliminates all control hazards). For the following fragment of MIPS code:

```
IW
        $5,
              -16($5)
SW
        $4,
              -16($4)
              -20($4)
        $3,
LW
BEQ
        $2,
              $0,
                       Label
                              ; assume \$2 \neq \$0
        $1,
              $5,
ADD
                       $4
                       $1,
        SUB
             $2,
                               $3
Label:
```

If we only have one memory (for both instruction and data), there is a structural hazard every time we need to fetch an instruction in the same cycle in which another instruction accesses data. To guarantee forward progress, this hazard must always be resolved in favor of the instruction that accesses data.

(a) **Question** What is the total execution time of this instruction sequence in the 5-stage pipeline that only has one memory?

Answer

Labeling the instructions:

LW	\$5,	-16(\$5)			11
SW	\$4,	-16(\$4)			12
LW	\$3,	-20(\$4)			13
BEQ	\$2,	\$0,	Label		14
ADD	\$1,	\$5,	\$4		15
Label:	SUB	\$2,	\$1,	\$3	

Table 1: 12 Cycles Required for 5 Instructions

Stage	t0	t1	t2	t3	t4	t5	t6	t7	t8	t9	†10	†11
IF	- 11	12	13	wait	wait	wait	14	15				
ID		11	12	13	wait	wait	wait	14	15			
EX			11	12	13	wait	wait	wait	14	15		
MEM				11	12	13	wait	wait	wait	14	15	
WB					11	12	13	wait	wait	wait	14	15

(b) **Question** How can the structural hazard be eliminated by adding NOP to the code? (Please show a modified version of the program with the added NOP instructions)

Answer

Inserting NOP instructions cannot resolve the structural hazard since NOPs requires access to memory.

3. Question For following code, assume that the loop index (\$10) is a multiple of 8:

Loop:	LW	\$2,	0(\$10)	
	SUB	\$4,	\$2,	\$3
	SW	\$4,	0(\$10)	
	LW	\$5,	4(\$10)	
	SUB	\$6,	\$5,	\$3
	SW	\$6,	4(\$10)	
	ADDI	\$10,	\$10,	8
	BNF	\$10.	\$30.	Loop

Schedule this code (reorder the instructions and make any necessary changes) for fast execution on the 5-stage MIPS pipeline. Assume data forwarding and not-taken prediction of conditional branching.

Answer