SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- PNP Inputs Reduce DC Loading
- Hysteresis at Inputs Improves Noise Margins

description

These octal buffers and line drivers are designed specifically to improve both the performance and density of three-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The designer has a choice of selected combinations of inverting and noninverting outputs, symmetrical, active-low output-control (\overline{G}) inputs, and complementary output-control (\overline{G} and \overline{G}) inputs. These devices feature high fan-out, improved fan-in, and 400-mV noise margin. The SN74LS' and SN74S' devices can be used to drive terminated lines down to 133 Ω .


SN54LS', SN54S' . . . J OR W PACKAGE SN74LS240, SN74LS244 . . . DB, DW, N, OR NS PACKAGE SN74LS241 . . . DW, N, OR NS PACKAGE SN74S' . . . DW OR N PACKAGE

(TOP VIEW)

,			,	
1 <mark>G</mark> [1	U	20] v _{cc}
1A1 [2		19] 2 G /2G†
2Y4 [18] 1Y1
1A2 [17] 2A4
2Y3 [16] 1Y2
1A3 [] 2A3
2Y2 [14] 1Y3
1A4 [8		13] 2A2
2Y1 [9		12] 1Y4
GND [10		11] 2A1

†2G for 'LS241 and 'S241 or 2G for all other drivers.

SN54LS', SN54S' . . . FK PACKAGE (TOP VIEW)



 \dagger 2G for 'LS241 and 'S241 or $2\overline{G}$ for all other drivers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

ORDERING INFORMATION

TA	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING			
			SN74LS240N	SN74LS240N			
			SN74LS241N	SN74LS241N			
	PDIP – N	T. L.	Tube	Tubo	T. I	SN74LS244N	SN74LS244N
	PDIP = N	rube	SN74S240N	SN74S240N			
			SN74S241N	SN74S241N			
			SN74S244N	SN74S244N			
		Tube	SN74LS240DW	LS240			
		Tape and reel	SN74LS240DWR	LS240			
		Tube	SN74LS241DW	LS241			
		Tape and reel	SN74LS241DWR	LS241			
		Tube	SN74LS244DW	LS244			
0°C to 70°C	SOIC - DW	Tape and reel	SN74LS244DWR	L3244			
	3010 - DW	Tube	SN74S240DW	S240			
		Tape and reel	SN74S240DWR	3240			
		Tube	SN74S241DW	S241			
		Tape and reel	SN74S241DWR	3241			
		Tube	SN74S244DW	S244			
		Tape and reel	SN74S244DWR	3244			
			SN74LS240NSR	74LS240			
	SOP - NS	Tube	SN74LS241NSR	74LS241			
			SN74LS244NSR	74LS244			
	SSOP – DB	Tape and reel	SN74LS240DBR	LS240			
	330F - DB	Tape and feet	SN74LS244DBR	LS244			

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

ORDERING INFORMATION (CONTINUED)

TA	PAG	CKAGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN54LS240J	SN54LS240J
			SNJ54LS240J	SNJ54LS240J
			SN54LS241J	SN54LS241J
			SNJ54LS241J	SNJ54LS241J
			SN54LS244J	SN54LS244J
	CDIP – J	Tube	SNJ54LS244J	SNJ54LS244J
	CDIP = J	Tube	SN54S240J	SN54S240J
			SNJ54S240J	SNJ54S240J
			SN54S241J	SN54S241J
			SNJ54S241J	SNJ54S241J
			SN54S244J	SN54S244J
–55°C to 125°C			SNJ54S244J	SNJ54S244J
-55 C to 125 C			SNJ54LS240W	SNJ54LS240W
			SNJ54LS241W	SNJ54LS241W
	CFP – W	Tube	SNJ54LS244W	SNJ54LS244W
	CFF - W	Tube	SNJ54S240W	SNJ54S240W
			SNJ54S241W	SNJ54S241W
			SNJ54S244W	SNJ54S244W
			SNJ54LS240FK	SNJ54LS240FK
			SNJ54LS241FK	SNJ54LS241FK
	LCCC – FK	Tube	SNJ54LS244FK	SNJ54LS244FK
	LCCC - FK	Tube	SNJ54S240FK	SNJ54S240FK
			SNJ54S241FK	SNJ54S241FK
			SNJ54S244FK	SNJ54S244FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.





SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

schematics of inputs and outputs


'LS240, 'LS241, 'LS244


'S240, 'S241, 'S244






logic diagram







Pin numbers shown are for DB, DW, J, N, NS, and W packages.

SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage, V _I : 'LS		
'S		5.5 V
Off-state output voltage		5.5 V
Package thermal impedance, θ _{JA} (see Note 2)	: DB package	70°C/W
- · · · · · · · · · · · · · · · · · · ·	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T _{sta}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54LS' SN74LS'			UNIT			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.7			8.0	V
ІОН	High-level output current			-12			-15	mA
loL	Low-level output current			12			24	mA
T _A	Operating free-air temperature	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.



NOTES: 1. Voltage values are with respect to network ground terminal.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER			-+		SN54LS'			SN74LS'		
PARAMETER		TEST CONDITION	Sı	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
VIK	V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
Hysteresis (V _{T+} – V _T –)	V _{CC} = MIN			0.2	0.4		0.2	0.4		٧
VOH	$V_{CC} = MIN,$ $I_{OH} = -3 \text{ mA}$	V _{IH} = 2 V,	V _{IL} = MAX,	2.4	3.4		2.4	3.4		V
VOH	$V_{CC} = MIN,$ $I_{OH} = MAX$	V _{IH} = 2 V,	V _{IL} = 0.5 V,	2			2			V
VOL	V _{CC} = MIN,	V _{IH} = 2 V,	$I_{OL} = 12 \text{ mA}$			0.4			0.4	V
VOL.	V _{IL} = MAX		I _{OL} = 24 mA					-	0.5	V
lozh	$V_{CC} = MAX,$ $V_{IL} = MAX$	V _{IH} = 2 V,	V _O = 2.7 V			20			20	μΑ
l _{OZL}	V _{CC} = MAX, V _{IL} = MAX	V _{IH} = 2 V,	V _O = 0.4 V			-20			-20	μΑ
IĮ	$V_{CC} = MAX$,	V _I = 7 V				0.1			0.1	mA
lιΗ	$V_{CC} = MAX$,	V _I = 2.7 V				20			20	μΑ
IլL	$V_{CC} = MAX$,	$V_{IL} = 0.4 V$				-0.2			-0.2	mA
l _{OS} §	$V_{CC} = MAX$,			-40		-225	-40		-225	mA
		Outputs high	All		17	27		17	27	
		Outputs low	'LS240		26	44		26	44	
Icc	V _{CC} = MAX, Output open	Outputs low	'LS241, 'LS244		27	46		27	46	mA
	Carpar opon	Outputs disabled	'LS240		29	50		29	50	
		Outputs disabled	'LS241, 'LS244		32	54		32	54	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	TEST COL	TEST CONDITIONS		'LS240			'LS241, 'LS244		
PARAMETER	1231 CO	TEST CONDITIONS			MAX	MIN	TYP	MAX	UNIT
t _{PLH}	R _L = 667 Ω,	0 45 = 5		9	14		12	18	ns
^t PHL	N_ = 007 22,	$C_L = 45 pF$		12	18		12	18	115
t _{PZL}	R _L = 667 Ω,	0. 45.5		20	30		20	30	ns
^t PZH	N_ = 007 22,	C _L = 45 pF		15	23		15	23	115
t _{PLZ}	R _L = 667 Ω,	C _I = 5 pF		10	20		10	20	ns
^t PHZ	N_ = 007 s2,	CL = 3 μΓ		15	25		15	25	115

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

recommended operating conditions

			SN54S'			SN74S'		UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-15	mA
loL	Low-level output current			48			64	mA
	External resistance between any input and V _{CC} or ground			40			40	kΩ
TA	Operating free-air temperature (see Note 3)	- 55		125	0		70	°C

NOTES: 1. Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555			.1		SN54S'			SN74S'		UNIT
PARAMETER		TEST CONDITIONS	ST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	V _{CC} = MIN,	I _I = -18 mA				-1.2			-1.2	V
Hysteresis (V _{T+} – V _T –)	V _{CC} = MIN			0.2	0.4		0.2	0.4		٧
	$V_{CC} = MIN$ $I_{OH} = -1 \text{ mA}$	V _{IH} = 2 V,	V _{IL} = 0.8 V,				2.7			
VOH	$V_{CC} = MIN,$ $I_{OH} = -3 \text{ mA}$	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4		V
	V _{CC} = MIN, I _{OH} = MAX	V _{IH} = 2 V,	$V_{IL} = 0.5 V,$	2			2			
V _{OL}	V _{CC} = MIN, I _{OL} = MAX	V _{IH} = 2 V,	V _{IL} = 0.8 V,			0.55			0.55	V
lozh	$V_{CC} = MAX,$ $V_{IL} = 0.8 V$	V _{IH} = 2 V,	V _O = 2.4 V			50			50	μА
lozL	$V_{CC} = MAX,$ $V_{IL} = 0.8 V$	V _{IH} = 2 V,	V _O = 0.5 V			– 50			- 50	μА
lį	$V_{CC} = MAX$,	V _I = 5.5 V				1			1	mA
lін	$V_{CC} = MAX$,	V _I = 2.7 V				50			50	μΑ
IIL	V _{CC} = MAX,	V _I = 0.5 V	Any A			-400			-400	μΑ
	VCC = WAX,	V = 0.5 V	Any G			-2			-2	mA
l _{OS} §	$V_{CC} = MAX$			-50		-225	-50		-225	mA
		Outputs high	'S240		80	123		80	135	
		Outputs riigir	'S241,'S244		95	147		95	160	
loo	$V_{CC} = MAX$,	Outpute low	'S240		100	145		100	150	mA
lcc	Output open		'S241, 'S244		120	170		120	180	шл
		Outputs disabled	'S240		100	145		100	150	
		Culputs disabled	'S241, 'S244		120	170		120	180	

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



An SN54S241J operating at free-air temperature above 116°C requires a heat sink that provides a thermal resistance from case to free air, R_{θCA}, of not more that 40°C/W.

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 2)

PARAMETER	TEST CO	TEST CONDITIONS				'S2	UNIT		
PARAMETER	1231 00	TEST CONDITIONS		TYP	MAX	MIN	TYP	MAX	UNII
t _{PLH}	R ₁ = 90 Ω,	0 50 - 5		4.5	7		6	9	ns
^t PHL	KL = 90 22,	C _L = 50 pF		4.5	7		6	9	115
tPZL	$R_1 = 90 \Omega$,	0. 505		10	15		10	15	ns
^t PZH	NC = 90 32,	$C_L = 50 pF$		6.5	10		8	12	115
t _{PLZ}	P 00 O	C 5 pE		10	15		10	15	ns
t _{PHZ}	$R_L = 90 \Omega$,	$C_L = 5 pF$		6	9		6	9	115

SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES




- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
 - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \Omega$, $t_f \leq$ 15 ns, $t_f \leq$ 6 ns.
 - G. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SDLS144B - APRIL 1985 - REVISED FEBRUARY 2002

PARAMETER MEASUREMENT INFORMATION **SERIES 54S/74S DEVICES**





- NOTES: A. C_I includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \Omega$; t_r and $t_f \leq$ 7 ns for Series 54/74 devices and t_r and $t_f \le 2.5$ ns for Series 54S/74S devices.
 - F. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuits and Voltage Waveforms




APPLICATION INFORMATION





'LS240/'S240 USED AS SYSTEM AND/OR MEMORY BUS DRIVER-4-BIT ORGANIZATION CAN BE APPLIED TO HANDLE BINARY OR BCD





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
5962-7801201VRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
5962-7801201VSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
7705701RA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
7705701SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
78012012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
7801201RA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
7801201SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
JM38510/32401B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/32401BRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/32401BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
JM38510/32402B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/32402BRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/32402BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
JM38510/32403B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
JM38510/32403BRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/32403BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
JM38510/32403SRA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
JM38510/32403SSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN54LS240J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS241J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54LS244J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54S240J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54S241J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54S244J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN74LS240DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS240DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS240DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS240DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS240DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS240J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN74LS240N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS240N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74LS240NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS240NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS240NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS240NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM





9-Oct-2007

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽
						no Sb/Br)		
SN74LS241DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS241DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS241DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS241DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS241DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS241DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74LS241J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN74LS241N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS241N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74LS241NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS241NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74LS241NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS241NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74LS244DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74LS244DBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74LS244DBRG4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74LS244DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74LS244DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74LS244DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS244DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLII
SN74LS244DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS244DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI
SN74LS244J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN74LS244N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS244N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74LS244NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS244NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLI





om 9-Oct-2007

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³
SN74LS244NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS244NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S240DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S240DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S240DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S240DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S240DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S240DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S240N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S240N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S240NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S241DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S241DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S241DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S241DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S241DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S241DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S241J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN74S241N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S241N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S241NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S244DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S244DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S244DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S244DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S244DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN
SN74S244DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN





.com 9-Oct-2007

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74S244J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN74S244N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S244N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S244NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNJ54LS240FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS240J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS240W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54LS241FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS241J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS241W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54LS244FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS244J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54LS244W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54S240FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S240J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54S240W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54S241FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S241J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54S241W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54S244FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S244J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54S244W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on



PACKAGE OPTION ADDENDUM

9-Oct-2007


incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4-Oct-2007


TAPE AND REEL BOX INFORMATION






	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS240DWR	DW	20	SITE 41	330	24	10.8	13.0	2.7	12	24	Q1
SN74LS240NSR	NS	20	SITE 41	330	24	8.2	13.0	2.5	12	24	Q1
SN74LS241DWR	DW	20	SITE 41	330	24	10.8	13.0	2.7	12	24	Q1
SN74LS241NSR	NS	20	SITE 41	330	24	8.2	13.0	2.5	12	24	Q1
SN74LS244DBR	DB	20	SITE 41	330	16	8.2	7.5	2.5	12	16	Q1
SN74LS244DWR	DW	20	SITE 41	330	24	10.8	13.0	2.7	12	24	Q1
SN74LS244NSR	NS	20	SITE 41	330	24	8.2	13.0	2.5	12	24	Q1
SN74S240DWR	DW	20	SITE 41	330	24	10.8	13.0	2.7	12	24	Q1
SN74S241DWR	DW	20	SITE 41	330	24	10.8	13.0	2.7	12	24	Q1
SN74S244DWR	DW	20	SITE 41	330	24	10.8	13.0	2.7	12	24	Q1





Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74LS240DWR	DW	20	SITE 41	346.0	346.0	41.0
SN74LS240NSR	NS	20	SITE 41	346.0	346.0	41.0
SN74LS241DWR	DW	20	SITE 41	346.0	346.0	41.0
SN74LS241NSR	NS	20	SITE 41	346.0	346.0	41.0
SN74LS244DBR	DB	20	SITE 41	346.0	346.0	33.0
SN74LS244DWR	DW	20	SITE 41	346.0	346.0	41.0
SN74LS244NSR	NS	20	SITE 41	346.0	346.0	41.0
SN74S240DWR	DW	20	SITE 41	346.0	346.0	41.0
SN74S241DWR	DW	20	SITE 41	346.0	346.0	41.0
SN74S244DWR	DW	20	SITE 41	346.0	346.0	41.0

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated