CMSC 411, Computer Architecture

Due: Tuesday 11/28/17 in class

Assignment #5

Question 1: (30 Points)

The table below lists parameters for different direct-mapped cache designs.

| | Cache data size | Cache block size |
|-----|-----------------|------------------|
| i) | 64 KB | 1 word |
| ii) | 64 KB | 2 words |

- A) Calculate the total number of bits required for the cache listed in the table, assuming a 32-bit address.
- B) What is the total number of bits if the cache is organized as a 4-way associative with one word blocks?

Question 2: (30Points)

For a pipeline with a perfect CPI=1 if no memory-access related stall, consider the following program and cache behaviors.

| Data reads per 1000 instructions | Data writes per 1000 instructions | Instruction cache miss rate | Data cache miss rate | Block size (byte) |
|----------------------------------|-----------------------------------|-----------------------------|-------------------------|----------------------|
| 200 | 160 | 0.20% | 2% | 8 |

- A) For a write-through, write-allocate cache with sufficiently large write buffer (i.e., no buffer caused stalls), what's the minimum read and write bandwidths (measured by byte-per-cycle) needed to achieve a CPI of 2?
- B) For a write-back, write-allocate cache, assuming 30% of replaced data cache blocks are dirty, what's the minimal read and write bandwidths needed for a CPI of 2?

Question 3: (40 Points)

Using the sequences of 32-bit memory read references, given as word addresses in the following table:

| 6 214 175 214 6 84 65 174 64 1 | 105 85 215 |
|--------------------------------|----------------|
|--------------------------------|----------------|

For each of these read accesses, identify the binary address, the tag, the index, and whether it experiences a hit or a miss, for each of the following cache configurations. Assume the cache is initially empty.

- A) A direct-mapped cache with 16 one-word blocks.
- B) A direct-mapped cache with two-word blocks and a total size of eight blocks.
- C) A fully associative cache with two-word blocks and a total size of eight words. Use LRU replacement.
- D) A 2-way set associative cache with one-word block size and total size of 8 words, while applying LRU replacement policy.