CMPE 212 Principles of Digital Design

Lecture 24

Analysis of Sequential Circuits

April 20, 2016

www.csee.umbc.edu/~younis/CMPE212/CMPE212.htm

Lecture's Overview

Previous Lecture

- → Modulo-N Counters
- → Synchronous and asynchronous BCD counters
- → Counter resetting
- → Shift register as a counter
- → Multiple sequence counters
- → Fractional rate multipliers

☐ This Lecture

- → Synchronous sequential circuits models
- → Describing the behavior of sequential circuits
- → Sequential circuits analysis




Sequential Circuit Model

Possible realization:

- Mealy model
- Moore model


Can be synchronous or asynchronous




- Composed of a combinational logic unit and delay elements in a feedback path, which maintains state information
- ☐ Defined by output relation to input and circuit state (values in flip-flops)

Example: FSM for Modulo-4 Counter

- ☐ Finite state machines use flip flops and combinational logic to implement the desired function
- □ A counter is a sequential circuit that tracks the number of ones or zeros in an input or the number of clock cycles
- □ A modulo-4 counter has two output lines, which take on values of 00, 01, 10, and 11 on subsequent clock cycles










Mealy Model


☐ Categorized by having the outputs to be a function of state bits and inputs



Time: \boldsymbol{B} Present state: Input: Output: 0 Next state: \boldsymbol{B}








Moore Model


- ☐ Outputs is a function of ONLY the state bits
- Less design flexibility and more states (flipflops), yet more stable output than Mealy model)



transition


Output z


Analyzing Sequential Circuits



Problem: Given a circuit determine the state diagram

- Available: sequential circuit schematic
- Determine the circuit response to an input sequence (using relation between inputs, state variables, and outputs)
- Type: Mealy or Moore sequential circuit?






Clock

Timing Behavior Analysis

Glitch

$$z = xy$$
$$Y = x\bar{y} + \bar{x}y = x \oplus y$$






x = 01101000

Deriving State Diagram

- \Box There is only 1 flip-flop \Rightarrow there is only 2 states (0 \equiv A; 1 \equiv B)
- \square Notation: y^k represents $y(k \Delta t)$, k = integer; $\Delta t = \text{clock period}$






Analysis Procedure

- If a state table or diagram is given, proceed to steps 6 and 7, otherwise use combinational logic analysis to derive the flip-flip input and circuit output equations
- 2) Construct the k-maps for all logic equations from step 1
- 3) Combine the k-maps for all flip-flops inputs into a single map
- Using the characteristic equations of the flip-flops, construct a nextstate map
- 5) Combine the next-state and output maps into a single map to construct a binary state table
- 6) Form a binary state diagram from the binary state table, if desired.
- 7) Draw a timing diagram showing the clock, the given input sequence and the starting state
- 8) On the timing diagram, derive the waveforms for the flip-flop input(s) and state(s) for all remaining circuit input values
- 9) On the timing diagram derive the waveforms of the circuit output(s)



Example



Analyze the circuit (show the state and timing diagram) for the input sequence:

$$x=0011110$$
, and $y_1^0y_2^0=10$


Step 1: The logic equations that describe the input and state variables are:


$$J_1 = xy_2, \ J_2 = x, \ z = xy_1y_2,$$


$$K_1 = \bar{x}, \quad K_2 = \bar{x} + \overline{y_1}$$

Two flip-flops → 4 states sequential circuit

Step 2: k-maps for i/p & state variables









$$J_1 = xy_2, \quad J_2 = x$$

$$K_1 = \bar{x}, \quad K_2 = \bar{x} + \overline{y_1}$$




Z

Steps 3-5: Form Binary State Table



Steps 7-9





Conclusion

□ **Summary**

- → What does analyzing sequential circuit mean?
- → Mealy and Moore models
- → Procedure for analyzing a sequential circuit
 - 1. Define relation between input and state variables and output
 - 2. Combine the logic equations (and k-map) to define state table
 - 3. Draw state diagram from state table
 - 4. Draw timing diagram to capture behavior

☐ Next Lecture

→ Synthesis of synchronous sequential circuits

Reading assignment: Sections 8.1 – 8.2 in the textbook

