

Department of Computer Science and Electrical Engineering

# CMPE 415 Debugging and Monitoring Statements

Prof. Ryan Robucci

## **Simulation Commands**

These commands are provided for use in procedural code. All are stripped from code before synthesis

**\$display** is evaluated and displayed immediately **\$write** is same as **\$display**, but doesn't add newline use \n as desired instead

- **\$strobe** is scheduled to be <u>evaluated</u> and <u>displayed</u> at the end of the time step.
  - •Use it to report at the end of the timestep what the variables values are at is at the end of the timestep
- **\$monitor** is scheduled immediately and at the end of future time steps when the inputs change
  - Only runs once per time step
  - •Use it to set up automatic repeated reporting of value changes

# DUT module with some inbuilt debugging statements: \$display and \$strobe

```
module and4 ( y out, x in);
 input [3:0] x in; output y out;
 reg y out; integer k;
 always @ (x in) begin:and loop
  y out = 1;
  for (k=0; k<=3; k=k+1) begin
   if (x in[k] == 0) begin
    y out = 0;
    // disable and loop; // faster sim
   end
   $display("$display at time=%0d: x in='b%b y out='b%b",
            $time, x in, y out);
   $strobe ("$strobe at time=%0d: x in='b%b y out='b%b",
            $time, x in,y out);
  end //end for
 end //end always
endmodule
```

# **Testbench with \$monitor**

```
`timescale 1ns / 1ps
module and4 tb; // Design Unit Testbench
parameter STOP TIME = 10000;
reg [3:0] x in;
wire y out;
and4 M1 (y out, x in); // Instantiate DUT
// Create DUT response monitor
 initial $monitor ($time, " $monitor x in = %b y out = %b",
                  x in, y out);
 initial begin
 // Create DUT stimulus generator
 #10 x in = 4'b0000;
 #10 x in = 4'b0011;
end
initial #STOP TIME $finish;
endmodule
```

### Result

```
0 monitor x in = xxxx y out = x
$display at time=10: x in='b0000 y out='b0
$display at time=10: x in='b0000 y out='b0
$display at time=10: x in='b0000 y out='b0
$display at time=10: x in='b00000 y out='b0
                  10 \$monitor x in = 0000 y out = 0
$strobe at time=10: x in='b0000 y out='b0
$strobe at time=10: x in='b0000 y out='b0
$strobe at time=10: x in='b00000 y out='b0
$strobe at time=10: x in='b0000 y out='b0
$display at time=20: x in='b0011 y out='b1
$display at time=20: x in='b0011 y out='b1
$display at time=20: x in='b0011 y out='b0
$display at time=20: x in='b0011 y out='b0
                  20 \$monitor x in = 0011 y out = 0
$strobe at time=20: x in='b0011 y out='b0
```

# Testbench with \$strobe and \$display

```
`timescale 1ns / 1ps
module and tb; // Design Unit Testbench
  parameter STOP TIME = 10000;
  reg [3:0] a;
  wire y;
  // Instantiate DUT
  and I1 (y,a[3],a[2],a[1],a[0]);
  initial begin // Create DUT stimulus generator with print
      #10;
      a = 4'b1100;
      strobe (stime, "%0t: strobe1 a = %b y = %b", stime, a, y);
      \phi $\display (\$\time,\"\%\0\t:\$\display1 a = \%b y = \%b\", \$\time, a, y);
      #10;
      a[0] = 1'b1;
      strobe (stime, "%0t: strobe2 a = %b y = %b", stime, a, y);
      \phi $\display (\$\time,\"\%\0\t:\$\display2 a = \%b y = \%b\", \$\time, a, y);
      a[1] = 1'b1;
      strobe (stime, "ot: strobe3 a = otin b y = otin b", stime, a, y);
      \phi $\display (\$\time,\"\%0\t:\$\display3 a = \%b y = \%b\", \$\time, a, y);
   end // initial begin
endmodule // and tb
```

#### Result

```
1010000:$display1 a = 1100 y = x
1010000:$strobe1 a = 1100 y = 0
2020000:$display2 a = 1101 y = 0
2020000:$display3 a = 1111 y = 0
2020000:$strobe2 a = 1111 y = 0
2020000:$strobe3 a = 1111 y = 0
```

# Testbench with \$strobe and \$display

```
`timescale 1ns / 1ps
module and tb; // Design Unit Testbench
  parameter STOP TIME = 10000;
  reg [3:0] a;
  wire y;
  // Instantiate DUT
  and I1 (y,a[3],a[2],a[1],a[0]);
  initial begin // Create DUT stimulus generator with print
      #10;
      a = 4'b1100;
      #10;
      $strobe ($time,"0t:$strobe1 a = by = by, $time, a, y);
      \phi $\display (\$\time,\"\%\0\t:\$\display1 a = \%b y = \%b\", \$\time, a, y);
      a[0] = 1'b1;
      strobe (stime, "%0t: strobe2 a = %b y = %b", stime, a, y);
      \phi $\display (\$\time,\"\%\0\t:\$\display2 a = \%b y = \%b\", \$\time, a, y);
      a[1] = 1'b1;
      strobe (stime, "ot: strobe3 a = otin b y = otin b", stime, a, y);
      \phi $\display (\$\time,\"\%0\t:\$\display3 a = \%b y = \%b\", \$\time, a, y);
   end // initial begin
endmodule // and tb
```

#### Result

```
2020000:$display1 a = 1100 y = 0
2020000:$display2 a = 1101 y = 0
2020000:$display3 a = 1111 y = 0
2020000:$strobe1 a = 1111 y = 1
2020000:$strobe2 a = 1111 y = 1
2020000:$strobe3 a = 1111 y = 1
```

#### More on Monitor

Only one \$monitor may be active at a time subsequent \$monitor calls while a monitor is active do not have an effect

\$monitoron, \$monitoroff can be used to disable (deactivate) and enable (activate) the monitor task

\$monitor is typically only called once during a simulation unlike \$display and \$strobe

# **Printing Current Context in Hierarchy:**

When printing, it is often useful to know which instance made the call:

```
module (...)
                           See: "ESCAPE SEQUENCES
  inv1 M1(a,b);
                           IN FORMAT STRINGS"
  inv1 M1(c,d);
                           http://www.asic-
endmodule
                           world.com/verilog/vgref1.ht
module inv1(y,x);
                           ml
output y
input x;
 always @ (x) begin
   $display("Instance %m is doing something");
 end
endmodule
```

# Variable Scope

Variable scope is the module, task, function, or named procedural block (begin..end) in which they are defined

For simulation, you will often want to peek downward into the hierarchy. Ex:

```
my_block M1 (a,b,c);
$monitor(M1.I1.my_procedure.count)
```

Upward searching for a variable not locally defined is automatic, but adhere to sensible coding practices.

### File IO

```
Some file IO shown in testbench example on course website
$fopen, $fclose
File tasks $fdisplay, $fstrobe $fmonitor and $fwrite are
like their non-file-IO counterparts
Syntax:
    handle1=$fopen("filenam1.suffix")
    handle2=$fopen("filenam2.suffix")
    //strobe data into filenam1.suffix
    $fstrobe(handle1, format, variable list)
    //write data into filenam2.suffix
    $fdisplay(handle2, format, variable list)
    //write data into filenam2.suffix all on one line. Put
    // in the format string where a new line is desired.
    $fwrite(handle2, format, variable list)
```

http://www.asic-world.com/verilog/sys task func1.html