

CMPE 212


Principles of Digital Design

Lecture 28


Design Examples of Finite State Machines

May 4, 2016

www.csee.umbc.edu/~younis/CMPE212/CMPE212.htm



Sequential Circuit Model



Possible realization:

1. Mealy model
2. Moore model


Can be synchronous
or asynchronous

- ❑ Composed of a combinational logic unit and delay elements in a feedback path, which maintains state information
- ❑ Defined by output relation to input and circuit state (values in flip-flops)




Example: FSM for Modulo-4 Counter

- ❑ Finite state machines use flip flops and combinational logic to implement the desired function
- ❑ A counter is a sequential circuit that tracks the number of ones or zeros in an input or the number of clock cycles
- ❑ A modulo-4 counter has two output lines, which take on values of 00, 01, 10, and 11 on subsequent clock cycles



State Transition Diagram

- ❑ State transition diagram captures the behavior change and output based on the current and previous inputs
- ❑ The number of bits (flip flops) needed are determined based on the number of states
- ❑ The states and transitions among states depend on the function to be implemented
- ❑ State diagrams are widely used notation for controllers



State diagram for
Mod-4 Counter


State Table for Mod-4 Counter

❑ The state table is a rewrite of the state transition diagram

Input Present state	<i>RESET</i>	
	0	1
<i>A</i>	<i>B</i> /01	<i>A</i> /00
<i>B</i>	<i>C</i> /10	<i>A</i> /00
<i>C</i>	<i>D</i> /11	<i>A</i> /00
<i>D</i>	<i>A</i> /00	<i>A</i> /00

Next state

Output




State Assignment for Mod-4 Counter

- ❑ After creating the state table, states are assigned binary codes

Input Present state	<i>RESET</i>	
	0	1
<i>A</i>	<i>B</i> /01	<i>A</i> /00
<i>B</i>	<i>C</i> /10	<i>A</i> /00
<i>C</i>	<i>D</i> /11	<i>A</i> /00
<i>D</i>	<i>A</i> /00	<i>A</i> /00

Next state

Output



Number of bits (flip flops)
depends on number of states

Input Present state (S_t)	<i>RESET</i>	
	0	1
<i>A</i> :00	01/01	00/00
<i>B</i> :01	10/10	00/00
<i>C</i> :10	11/11	00/00
<i>D</i> :11	00/00	00/00

Truth Table for Mod-4 Counter

Present state (S_i) \ Input	<i>RESET</i>	
	0	1
<i>A:00</i>	01/01	00/00
<i>B:01</i>	10/10	00/00
<i>C:10</i>	11/11	00/00
<i>D:11</i>	00/00	00/00

<i>RESET</i> $r(t)$	$s_1(t)$	$s_0(t)$	$s_1s_0(t+1)$	$q_1q_0(t+1)$
0	0	0	01	01
0	0	1	10	10
0	1	0	11	11
0	1	1	00	00
1	0	0	00	00
1	0	1	00	00
1	1	0	00	00
1	1	1	00	00

❑ From the state table we can extract the truth tables for the next state and output functions

❑ The indices for the state variables indicate timing relationships

$$s_0(t+1) = \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)} + \overline{r(t)}s_1(t)\overline{s_0(t)}$$


$$s_1(t+1) = \overline{r(t)}\overline{s_1(t)}s_0(t) + \overline{r(t)}s_1(t)s_0(t)$$

$$q_0(t+1) = \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)} + \overline{r(t)}s_1(t)\overline{s_0(t)}$$

$$q_1(t+1) = \overline{r(t)}\overline{s_1(t)}s_0(t) + \overline{r(t)}s_1(t)s_0(t)$$

* Slide is courtesy of M. Murdocca and V. Heuring

Logic Design for Mod-4 Counter



$$s_0(t+1) = \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)} + \overline{r(t)}s_1(t)\overline{s_0(t)}$$

$$s_1(t+1) = \overline{r(t)}\overline{s_1(t)}s_0(t) + \overline{r(t)}s_1(t)s_0(t)$$


$$q_0(t+1) = \overline{r(t)}\overline{s_1(t)}\overline{s_0(t)} + \overline{r(t)}s_1(t)\overline{s_0(t)}$$

$$q_1(t+1) = \overline{r(t)}\overline{s_1(t)}s_0(t) + \overline{r(t)}s_1(t)s_0(t)$$


Sequence Detector

- ❑ Design a machine that outputs a 1 when exactly two of the last three inputs are 1, e.g. input sequence of 011011100 produces an output sequence of 001111010.
- ❑ Assume input is a 1-bit serial line.
- ❑ Use D flip-flops and 8-to-1 Multiplexers

→ Start by constructing a state transition diagram




Sequence Detector State Table




Input		X	
		0	1
Present state	A	$B/0$	$C/0$
	B	$D/0$	$E/0$
	C	$F/0$	$G/0$
	D	$D/0$	$E/0$
	E	$F/0$	$G/1$
	F	$D/0$	$E/1$
	G	$F/1$	$G/0$

Sequence Detector State Assignment

Input Present state	X	
	0	1
$s_2 s_1 s_0$ A: 000	$s_2 s_1 s_0 z$ 001/0	$s_2 s_1 s_0 z$ 010/0
B: 001	011/0	100/0
C: 010	101/0	110/0
D: 011	011/0	100/0
E: 100	101/0	110/1
F: 101	011/0	100/1
G: 110	101/1	110/0



Input Present state	X	
	0	1
A	B/0	C/0
B	D/0	E/0
C	F/0	G/0
D	D/0	E/0
E	F/0	G/1
F	D/0	E/1
G	F/1	G/0



There is no
state for “111”



Input and
state at
time t

Next state
and output at
time $t+1$


s_2	s_1	s_0	x	s_2	s_1	s_0	z
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	1	0	0	0
0	1	0	0	1	0	1	0
0	1	0	1	1	1	0	0
0	1	1	0	0	1	1	0
0	1	1	1	1	0	0	0
1	0	0	0	1	0	1	0
1	0	0	1	1	1	0	1
1	0	1	0	0	1	1	0
1	0	1	1	1	0	0	1
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	d	d	d	d
1	1	1	1	d	d	d	d

Sequence Detector Logic Diagram

- ❑ The “don’t care” entries have not been a factor when a MUX is used
- ❑ A gate level implementation can achieve further optimization (logic reduction)

Input and state at time t Next state and output at time $t+1$



s_2	s_1	s_0	x	s_2	s_1	s_0	z
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	1	0	0	0
0	1	0	0	1	0	1	0
0	1	0	1	1	1	0	0
0	1	1	0	0	1	1	0
0	1	1	1	1	0	0	0
1	0	0	0	1	0	1	0
1	0	0	1	1	1	0	1
1	0	1	0	0	1	1	0
1	0	1	1	1	0	0	1
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	d	d	d	d
1	1	1	1	d	d	d	d



MUX-based implementation


Vending Machine Controller

Design a finite state machine for a vending machine controller that accepts nickels, dimes, and quarters. When the value of the money inserted equals or exceeds twenty cents, the machine vends the item and returns change if any, and waits for next transaction.



* Figure is courtesy of M. Murdocca and V. Heuring


State Table and State Assignment



Input P.S.	N 00	D 01	Q 10
A	B/000	C/000	A/110
B	C/000	D/000	A/101
C	D/000	A/100	A/111
D	A/100	A/110	B/111

Input P.S.	N x_1x_0 00	D x_1x_0 01	Q x_1x_0 10
s_1s_0	$s_1s_0 / z_2z_1z_0$		
A:00	01/000	10/000	00/110
B:01	10/000	11/000	00/101
C:10	11/000	00/100	00/111
D:11	00/100	00/110	01/111


PLA Vending Machine Controller



Base 10 equivalent

	Present state Coin				Next state				
	s_1	s_0	x_1	x_0	s_1	s_0	z_2	z_1	z_0
0	0	0	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0	0	0
2	0	0	1	0	0	0	1	1	0
3	0	0	1	1	d	d	d	d	d
4	0	1	0	0	1	0	0	0	0
5	0	1	0	1	1	1	0	0	0
6	0	1	1	0	0	0	1	0	1
7	0	1	1	1	d	d	d	d	d
8	1	0	0	0	1	1	0	0	0
9	1	0	0	1	0	0	1	0	0
10	1	0	1	0	0	0	1	1	1
11	1	0	1	1	d	d	d	d	d
12	1	1	0	0	0	0	1	0	0
13	1	1	0	1	0	0	1	1	0
14	1	1	1	0	0	1	1	1	1
15	1	1	1	1	d	d	d	d	d



(b)



Input	N	D	Q
P.S.	x_1x_0	x_1x_0	x_1x_0
	00	01	10
s_1s_0	$s_1s_0 / z_2z_1z_0$		
A:00	01/000	10/000	00/110
B:01	10/000	11/000	00/101
C:10	11/000	00/100	00/111
D:11	00/100	00/110	01/111


Moore Counter

- ❑ Mealy Model: Outputs are functions of Inputs and Present State.
- ❑ Moore Model: Outputs are functions of Present State only
- ❑ Both Mealy and Moore models are used in practice
- ❑ The Mealy model is more powerful and expressive than the Moore model
- ❑ Moore model is easier to analyze since the output is synchronized with the state change



* Slide is courtesy of M. Murdocca and V. Heuring

Serial Adder



Input		XY			
Present state		00	01	10	11
A		$A/0$	$A/1$	$A/1$	$B/0$
B		$A/1$	$B/0$	$B/0$	$B/1$

Next state

Output

Input		XY			
Present state (S_i)		00	01	10	11
$A:0$		$0/0$	$0/1$	$0/1$	$1/0$
$B:1$		$0/1$	$1/0$	$1/0$	$1/1$

State transition diagram, state table, and state assignment for a serial adder.

Serial Adder Next-State Functions

Truth table showing next state functions for a serial adder for D, S-R, T, and J-K flip-flops

Present state (S_t) \ Input	XY			
	00	01	10	11
$A:0$	0/0	0/1	0/1	1/0
$B:1$	0/1	1/0	1/0	1/1

Present State			(Set) (Reset)						
X	Y	S_t	D	S	R	T	J	K	Z
0	0	0	0	0	0	0	0	d	0
0	0	1	0	0	1	1	d	1	1
0	1	0	0	0	0	0	0	d	1
0	1	1	1	0	0	0	d	0	0
1	0	0	0	0	0	0	0	d	1
1	0	1	1	0	0	0	d	0	0
1	1	0	1	1	0	1	1	d	0
1	1	1	1	0	0	0	d	0	1


*J-K
flip-flop*

Q_t	Q_{t+1}	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

* Slide is courtesy of M. Murdocca and V. Heuring



J-K Flip-Flop Serial Adder Circuit




$$J = XY$$

$$K = \bar{X}\bar{Y}$$

$$Z = \bar{X}\bar{Y}S + \bar{X}Y\bar{S} + XY\bar{S} + X\bar{Y}\bar{S}$$

D Flip-Flop Serial Adder Circuit



- ❑ D flip-flops are the most commonly used and the simplest to design
- ❑ The choice of the type of storage devices depends on performance, availability and cost