

# CMPE 212


## Principles of Digital Design

### Lecture 26

# Optimization of Sequential Circuits Design

April 27, 2016

[www.csee.umbc.edu/~younis/CMPE212/CMPE212.htm](http://www.csee.umbc.edu/~younis/CMPE212/CMPE212.htm)



# Lecture's Overview


## □ Previous Lecture

- ➔ What does synthesis of sequential circuit mean?
- ➔ Completely and incompletely specified sequential circuits
- ➔ Procedure for synthesizing a sequential circuit
  1. From a word description of the problem, derive a state table
  2. Use state reduction techniques to minimize the state count
  3. Choose a state assignment and generate the state transition table
  4. Determine the type of flip-flops (memory devices) to be used
  5. Produce the switching logic equations using the excitation maps
  6. Draw a schematic of the sequential circuit

## □ This Lecture

- ➔ Simplification of sequential circuits

# Sequential Circuit Model



Possible realization:

1. Mealy model
2. Moore model

Can be synchronous  
or asynchronous


- ❑ Composed of a combinational logic unit and delay elements in a feedback path, which maintains state information
- ❑ Defined by output relation to input and circuit state (values in flip-flops)

# State Reduction

- ❑ After designing an FSM, the following question usually arises:  
**Is there a functionally equivalent machine with fewer states?**
- ❑ Machine equivalence:  
Two FSM are equivalent if they produce similar outputs for the same input sequence for all possible input sequences
- ❑ State equivalence:  
Two states are equivalent if they are indistinguishable from each other for any set of inputs by just watching the FSM output
- ❑ The objective of state reduction techniques is to find equivalent states within the FSM so that they can be eliminated
- ❑ Since state equivalence is based on monitoring the machine output, state reduction techniques classifies states based on outputs for a string of inputs
- ❑ Indistinguishable states are usually grouped in parenthesis

# Distinguishing Tree


- Initially an FSM can be in any state
- After applying an input, states are regrouped based on the output
- Repeated groups are not pursued further (marked by \*)
- Final groups represent minimal number of states



| Input<br>Present state | $X$ |     |
|------------------------|-----|-----|
|                        | 0   | 1   |
| $A$                    | C/0 | E/1 |
| $B$                    | D/0 | E/1 |
| $C$                    | C/1 | B/0 |
| $D$                    | C/1 | A/0 |
| $E$                    | A/0 | C/1 |

# Simpler Approach: Inspection

|   | $x$ |     |
|---|-----|-----|
|   | 0   | 1   |
| A |     |     |
| B |     |     |
| C | G/0 | D/0 |
| D | E/1 | F/0 |
| E |     |     |
| F |     |     |
| G | G/0 | F/0 |



|   | $x$ |     |
|---|-----|-----|
|   | 0   | 1   |
| A | B/0 | A/0 |
| B | C/0 | A/0 |
| C | G/0 | D/0 |
| D | B/1 | A/0 |
| G | G/0 | A/0 |


- Replace F with A and eliminate F
- Replace E with B and eliminate E

Two states are equivalent if the next state rows are identical or when the next-state rows are identical except for “self-loop-back” entries

|   | $x$ |     |
|---|-----|-----|
|   | 0   | 1   |
| A | B/0 | C/1 |
| B | B/0 | A/1 |
| C | D/1 | B/0 |
| D | D/0 | A/1 |



|   | $x$ |     |
|---|-----|-----|
|   | 0   | 1   |
| A | B/0 | C/1 |
| B | B/0 | A/1 |
| C | B/1 | B/0 |



|   | $x$ |     |
|---|-----|-----|
|   | 0   | 1   |
| A | B/0 | C/1 |
| B | D/0 | A/1 |
| C | D/1 | B/0 |
| D | B/0 | A/1 |

B and D are equivalent states

Good first step and may not reveal all cases (requires experience)

# State Partitioning Technique

- ❑ Constructing distinguishing trees is laborious because of the large set of possibilities and repetitions
- ❑ Simplification can be made by considering the groups of the first level of partitioning and checking the states whether their next states are in one group or different groups
- ❑ If two states  $S_1$  and  $S_2$ , within one group have their next states in separate groups, then  $S_1$  and  $S_2$  are distinguishable (after applying one more input)

$$P_1 = (ABCDE)$$

A and B generate same output and similarly for C and D while E is unique

$$P_2 = (ABE)(CD)$$

On 0: (AB)  $\rightarrow$  (CD), (CD)  $\rightarrow$  (C)

On 1: (AB)  $\rightarrow$  (E), (CD)  $\rightarrow$  (AB)

$$P_3 = (AB)(CD)(E) \quad \checkmark$$


| Present state \ Input | X   |     |
|-----------------------|-----|-----|
|                       | 0   | 1   |
| A                     | C/0 | E/1 |
| B                     | D/0 | E/1 |
| C                     | C/1 | B/0 |
| D                     | C/1 | A/0 |
| E                     | A/0 | C/1 |

Reduced to  3 states FSM

| Current state \ Input | X    |      |
|-----------------------|------|------|
|                       | 0    | 1    |
| AB: A'                | B'/0 | C'/1 |
| CD: B'                | B'/1 | A'/0 |
| E: C'                 | A'/0 | B'/1 |

# Sequence Detector

- Design a machine that outputs a 1 when exactly two of the last three inputs are 1, e.g. input sequence of 011011100 produces an output sequence of 001111010.



| Input<br>Present state | $X$         |             |
|------------------------|-------------|-------------|
|                        | 0           | 1           |
| <i>A</i>               | <i>B</i> /0 | <i>C</i> /0 |
| <i>B</i>               | <i>D</i> /0 | <i>E</i> /0 |
| <i>C</i>               | <i>F</i> /0 | <i>G</i> /0 |
| <i>D</i>               | <i>D</i> /0 | <i>E</i> /0 |
| <i>E</i>               | <i>F</i> /0 | <i>G</i> /1 |
| <i>F</i>               | <i>D</i> /0 | <i>E</i> /1 |
| <i>G</i>               | <i>F</i> /1 | <i>G</i> /0 |

Input: 0 1 1 0 1 1 1 0 0

Output: 0 0 1 1 1 1 0 1 0

Time: 0 1 2 3 4 5 6 7 8



# Sequence Detector

| Input \ Present state | X   |     |
|-----------------------|-----|-----|
|                       | 0   | 1   |
| A                     | B/0 | C/0 |
| B                     | D/0 | E/0 |
| C                     | F/0 | G/0 |
| D                     | D/0 | E/0 |
| E                     | F/0 | G/1 |
| F                     | D/0 | E/1 |
| G                     | F/1 | G/0 |

| Input \ Present state | X    |      |
|-----------------------|------|------|
|                       | 0    | 1    |
| A: A'                 | B'/0 | C'/0 |
| BD: B'                | B'/0 | D'/0 |
| C: C'                 | E'/0 | F'/0 |
| E: D'                 | E'/0 | F'/1 |
| F: E'                 | B'/0 | D'/1 |
| G: F'                 | E'/1 | F'/0 |

Reduced  
to 6  
states



$$P_1 = (ABCDEFGG)$$

A, B, C and DB generate same output and similarly for E and F while G is unique

$$P_2 = (ABCD)(EF)(G)$$

On 0: (ABCD)  $\rightarrow$  (BD)(F),  
(EF)  $\rightarrow$  (F)(D)

On 1: (ABCD)  $\rightarrow$  (C)(E)(G),  
(EF)  $\rightarrow$  (E)(G)

$$P_3 = (A)(BD)(C)(E)(F)(G)$$

$$P_4 = (A)(BD)(C)(E)(F)(G) \quad \checkmark$$

# Sequence Detector Logic Design

| Input \ Present state | X    |      |
|-----------------------|------|------|
|                       | 0    | 1    |
| A: A'                 | B'/0 | C'/0 |
| BD: B'                | B'/0 | D'/0 |
| C: C'                 | E'/0 | F'/0 |
| E: D'                 | E'/0 | F'/1 |
| F: E'                 | B'/0 | D'/1 |
| G: F'                 | E'/1 | F'/0 |

Assign



States

| Input \ Present state | X            |              |
|-----------------------|--------------|--------------|
|                       | 0            | 1            |
| $S_2S_1S_0$           | $S_2S_1S_0Z$ | $S_2S_1S_0Z$ |
| A': 000               | 001/0        | 010/0        |
| B': 001               | 001/0        | 011/0        |
| C': 010               | 100/0        | 101/0        |
| D': 011               | 100/0        | 101/1        |
| E': 100               | 001/0        | 011/1        |
| F': 101               | 100/1        | 101/0        |

| $S_2S_1$ \ $S_0X$ |    |    |    |    |
|-------------------|----|----|----|----|
|                   | 00 | 01 | 11 | 10 |
| 00                | 1  |    | d  | 1  |
| 01                |    | 1  | d  | 1  |
| 11                | 1  | 1  | d  | 1  |
| 10                | 1  |    | d  |    |

$$S_0 = \overline{S_2}\overline{S_1}\overline{X} + S_0X + S_2\overline{S_0} + S_1X$$

| $S_2S_1$ \ $S_0X$ |    |    |    |    |
|-------------------|----|----|----|----|
|                   | 00 | 01 | 11 | 10 |
| 00                |    |    | d  |    |
| 01                | 1  |    | d  | 1  |
| 11                | 1  |    | d  |    |
| 10                |    |    | d  |    |

$$S_1 = \overline{S_2}\overline{S_1}X + S_2\overline{S_0}X$$

| $S_2S_1$ \ $S_0X$ |    |    |    |    |
|-------------------|----|----|----|----|
|                   | 00 | 01 | 11 | 10 |
| 00                |    | 1  | d  |    |
| 01                |    | 1  | d  |    |
| 11                |    | 1  | d  | 1  |
| 10                |    | 1  | d  | 1  |

$$S_2 = S_2S_0 + S_1$$

| $S_2S_1$ \ $S_0X$ |    |    |    |    |
|-------------------|----|----|----|----|
|                   | 00 | 01 | 11 | 10 |
| 00                |    |    | d  |    |
| 01                |    |    | d  | 1  |
| 11                |    | 1  | d  |    |
| 10                |    |    | d  | 1  |


$$Z = S_2\overline{S_0}X + S_1S_0X + S_2S_0\overline{X}$$

# Sequence Detector Circuit

*D*  
flip-flop


| $Q_t$ | $Q_{t+1}$ | $D$ |
|-------|-----------|-----|
| 0     | 0         | 0   |
| 0     | 1         | 1   |
| 1     | 0         | 0   |
| 1     | 1         | 1   |

For a D flip-flop the new state simply matches the D input



# Majority Finite State Machine

- Design a circuit using T flip-flops and 8-to-1 MUX that computes the majority function of batches of 3 inputs (no overlapping)
- The machine should output zeros until encountering 3 inputs and then output a 1 if there were more ones than zeros



\* Figure is courtesy of M. Murdocca and V. Heuring

# Majority FSM State Table


State table for majority FSM

| Input<br>P.S. | X   |     |
|---------------|-----|-----|
|               | 0   | 1   |
| A             | B/0 | C/0 |
| B             | D/0 | E/0 |
| C             | F/0 | G/0 |
| D             | A/0 | A/0 |
| E             | A/0 | A/1 |
| F             | A/0 | A/1 |
| G             | A/1 | A/1 |

Reduced state table

| Input<br>P.S. | X    |      |
|---------------|------|------|
|               | 0    | 1    |
| A: A'         | B'/0 | C'/0 |
| B: B'         | D'/0 | E'/0 |
| C: C'         | E'/0 | F'/0 |
| D: D'         | A'/0 | A'/0 |
| EF: E'        | A'/0 | A'/1 |
| G: F'         | A'/1 | A'/1 |

Partitioning




$$P_0 = (ABCDEFGG)$$

$$P_1 = (ABCD)(EF)(G)$$

$$P_2 = (AD)(B)(C)(EF)(G)$$

$$P_3 = (A)(B)(C)(D)(EF)(G)$$

$$P_4 = (A)(B)(C)(D)(EF)(G) \checkmark$$



# Majority FSM State Assignment

State assignment for reduced majority FSM:

Using D flip-flops


| P.S. \ Input | $X$          |              |
|--------------|--------------|--------------|
|              | 0            | 1            |
| $S_2S_1S_0$  | $S_2S_1S_0Z$ | $S_2S_1S_0Z$ |
| $A': 000$    | 001/0        | 010/0        |
| $B': 001$    | 011/0        | 100/0        |
| $C': 010$    | 100/0        | 101/0        |
| $D': 011$    | 000/0        | 000/0        |
| $E': 100$    | 000/0        | 000/1        |
| $F': 101$    | 000/1        | 000/1        |

Using T flip-flops

| P.S. \ Input | $X$          |              |
|--------------|--------------|--------------|
|              | 0            | 1            |
| $S_2S_1S_0$  | $T_2T_1T_0Z$ | $T_2T_1T_0Z$ |
| $A': 000$    | 001/0        | 010/0        |
| $B': 001$    | 010/0        | 101/0        |
| $C': 010$    | 110/0        | 111/0        |
| $D': 011$    | 011/0        | 011/0        |
| $E': 100$    | 100/0        | 100/1        |
| $F': 101$    | 101/1        | 101/1        |

T values are driven from D counterparts and referencing the excitation table for T flip-flops

# Majority FSM Circuit



# Implication Table

Like a diagonal matrix w/o first row and last column

|   |   |   |   |   |
|---|---|---|---|---|
| B |   |   |   |   |
| C |   |   |   |   |
| D |   |   |   |   |
| E |   |   |   |   |
|   | A | B | C | D |



Cross out states that cannot be equivalent

|   |   |   |   |   |
|---|---|---|---|---|
| B |   |   |   |   |
| C |   |   |   |   |
| D | X | X | X |   |
| E | X | X | X |   |
|   | A | B | C | D |



By inspection, B and C are equivalent

|   |          |   |   |   |
|---|----------|---|---|---|
| B | BE       |   |   |   |
| C | BC<br>BE | ✓ |   |   |
| D | X        | X | X |   |
| E | X        | X | X |   |
|   | A        | B | C | D |

E and D are equivalent only if A and B are equivalent

List all possible conditions

x

Reduced to



x

|   |     |     |
|---|-----|-----|
|   | 0   | 1   |
| A | C/1 | B/0 |
| B | C/1 | E/0 |
| C | B/1 | E/0 |
| D | D/0 | B/1 |
| E | E/0 | A/1 |

|   |     |     |
|---|-----|-----|
|   | 0   | 1   |
| A | B/1 | B/0 |
| B | B/1 | E/0 |
| D | D/0 | B/1 |
| E | E/0 | A/1 |

Another pass to cross out states that are not equivalent

|   |          |   |   |   |
|---|----------|---|---|---|
| B | BE       |   |   |   |
| C | BC<br>BE | ✓ |   |   |
| D | X        | X | X |   |
| E | X        | X | X |   |
|   | A        | B | C | D |





# Example: Implication Table

$x$

0 1

|          |     |     |
|----------|-----|-----|
| <b>A</b> | E/0 | D/0 |
| <b>B</b> | A/1 | F/0 |
| <b>C</b> | C/0 | A/1 |
| <b>D</b> | B/0 | A/0 |
| <b>E</b> | D/1 | C/0 |
| <b>F</b> | C/0 | D/1 |
| <b>G</b> | H/1 | G/1 |
| <b>H</b> | C/1 | B/1 |



Using partitioning:

$$P_0 = (ABCDEFGH)$$

$$P_1 = (AD)(BE)(CF)(G)(H)$$

→ Reduced to 5 states

A and D are equivalent

B and E are equivalent

C and F are equivalent

# The State Assignment Problem

- ❑ State assignment can have an impact on the complexity of the implementation at the gate-level
- ❑ Number of possible assignments =  $2^{N_{ff}}$ , where  $N_{ff} = \lceil \log(\#states) \rceil$
- ❑ A MUX based implementation makes all possible state assignment of the same complexity

| Input<br>P.S. | $X$   |       |
|---------------|-------|-------|
|               | 0     | 1     |
| $A$           | $B/1$ | $A/1$ |
| $B$           | $C/0$ | $D/1$ |
| $C$           | $C/0$ | $D/0$ |
| $D$           | $B/1$ | $A/0$ |

Machine  $M_2$

| Input<br>$S_0S_1$ | $X$    |        |
|-------------------|--------|--------|
|                   | 0      | 1      |
| $A: 00$           | $01/1$ | $00/1$ |
| $B: 01$           | $10/0$ | $11/1$ |
| $C: 10$           | $10/0$ | $11/0$ |
| $D: 11$           | $01/1$ | $00/0$ |

State assignment  $SA_0$

| Input<br>$S_0S_1$ | $X$    |        |
|-------------------|--------|--------|
|                   | 0      | 1      |
| $A: 00$           | $01/1$ | $00/1$ |
| $B: 01$           | $11/0$ | $10/1$ |
| $C: 11$           | $11/0$ | $10/0$ |
| $D: 10$           | $01/1$ | $00/0$ |

State assignment  $SA_1$

Example: Two state assignments for machine  $M_2$ , Which one is better?


# State Assignment $SA_0$

- Boolean equations for machine  $M_2$  using state assignment  $SA_0$

- Input count = 29

| Input<br>$S_0S_1$ | $X$  |      |
|-------------------|------|------|
|                   | 0    | 1    |
| $A: 00$           | 01/1 | 00/1 |
| $B: 01$           | 10/0 | 11/1 |
| $C: 10$           | 10/0 | 11/0 |
| $D: 11$           | 01/1 | 00/0 |

State assignment  $SA_0$



| $S_0S_1$ | $X$ |   |
|----------|-----|---|
|          | 0   | 1 |
| 00       |     |   |
| 01       | 1   | 1 |
| 11       |     |   |
| 10       | 1   | 1 |

$$S_0 = \overline{S_0}S_1 + S_0\overline{S_1}$$

| $S_0S_1$ | $X$ |   |
|----------|-----|---|
|          | 0   | 1 |
| 00       | 1   |   |
| 01       |     | 1 |
| 11       | 1   |   |
| 10       |     | 1 |

$$S_1 = \overline{S_0}\overline{S_1}\overline{X} + \overline{S_0}S_1X + S_0S_1\overline{X} + S_0\overline{S_1}X$$

| $S_0S_1$ | $X$ |   |
|----------|-----|---|
|          | 0   | 1 |
| 00       | 1   | 1 |
| 01       |     | 1 |
| 11       | 1   |   |
| 10       |     |   |



$$Z = \overline{S_0}\overline{S_1} + \overline{S_0}X + S_0S_1\overline{X}$$

# State Assignment $SA_1$


| Input<br>$S_0S_1$ | $X$  |      |
|-------------------|------|------|
|                   | 0    | 1    |
| $A: 00$           | 01/1 | 00/1 |
| $B: 01$           | 11/0 | 10/1 |
| $C: 11$           | 11/0 | 10/0 |
| $D: 10$           | 01/1 | 00/0 |

- Boolean equations for machine  $M_2$  using state assignment  $SA_1$
- Input count = 6  $\rightarrow$   $SA_1$  is better than  $SA_0$
- How to know the best assignment upfront?


State assignment  $SA_1$



$$S_0 = S_1$$



$$S_1 = \bar{X}$$



$$Z = \bar{S}_1 \bar{X} + \bar{S}_0 X$$

# Optimal State Assignment

## Popular objectives

- Minimal gate count and/or fan-in per gate
- Minimal cost circuit
- Circuit with reduced dependency

## Guidelines

- Rule 1: States that have the same next states for a given input should be given logically adjacent assignments
- Rule 2: States that are the next states of a single present state under logically adjacent inputs should be given logically adjacent assignments

## Algorithms

- (1) Implication graph
- (2) State partitioning
- Focus on reducing the gate input count
- Detect relationship between two states that may lead to logic reduction



# Guidelines: Illustrative Example

|     |       |       |
|-----|-------|-------|
|     | $x$   |       |
|     | 0     | 1     |
| $A$ | $C/0$ | $D/0$ |
| $B$ | $C/0$ | $A/0$ |
| $C$ | $B/0$ | $D/0$ |
| $D$ | $A/1$ | $B/1$ |

|           |    |             |      |
|-----------|----|-------------|------|
|           |    | $x$         |      |
|           |    | 0           | 1    |
| $y_2 y_1$ | 00 | 11/0        | 10/0 |
|           | 01 | 11/0        | 00/0 |
|           | 11 | 01/0        | 10/0 |
|           | 10 | 00/1        | 01/1 |
|           |    | $Y_2 Y_1/z$ |      |

## Assignment #1

$$D_2 = \overline{y_1} \overline{y_2} + \bar{x} \overline{y_2} + x y_1 y_2$$

$$D_1 = \bar{x} \overline{y_1} + \bar{x} \overline{y_2} + x \overline{y_1} y_2$$

$$Z = \overline{y_1} y_2$$

**Total 20 gate inputs**

|           |    |     |   |
|-----------|----|-----|---|
|           |    | $x$ |   |
|           |    | 0   | 1 |
| $y_2 y_1$ | 00 | 0   | 0 |
|           | 01 | 0   | 0 |
|           | 11 | 0   | 0 |
|           | 10 | 1   | 1 |
|           |    | $z$ |   |

$y_1$  is indicated by a bracket on the right side of the table, and  $y_2$  is indicated by a bracket on the left side of the table.

|           |    |       |   |
|-----------|----|-------|---|
|           |    | $x$   |   |
|           |    | 0     | 1 |
| $y_2 y_1$ | 00 | 1     | 1 |
|           | 01 | 1     | 0 |
|           | 11 | 0     | 1 |
|           | 10 | 0     | 0 |
|           |    | $D_2$ |   |

$y_1$  is indicated by a bracket on the right side of the table, and  $y_2$  is indicated by a bracket on the left side of the table.

|           |    |       |   |
|-----------|----|-------|---|
|           |    | $x$   |   |
|           |    | 0     | 1 |
| $y_2 y_1$ | 00 | 1     | 0 |
|           | 01 | 1     | 0 |
|           | 11 | 1     | 0 |
|           | 10 | 0     | 1 |
|           |    | $D_1$ |   |

$y_1$  is indicated by a bracket on the right side of the table, and  $y_2$  is indicated by a bracket on the left side of the table.

# Illustrative Example (Cont.)

|     | $x$   |       |
|-----|-------|-------|
|     | 0     | 1     |
| $A$ | $C/0$ | $D/0$ |
| $C$ | $B/0$ | $D/0$ |
| $B$ | $C/0$ | $A/0$ |
| $D$ | $A/1$ | $B/1$ |

|           |    | $x$         |             |
|-----------|----|-------------|-------------|
|           |    | 0           | 1           |
| $y_2 y_1$ | 00 | <b>01/0</b> | <b>10/0</b> |
|           | 01 | <b>11/0</b> | <b>10/0</b> |
|           | 11 | <b>01/0</b> | <b>00/0</b> |
|           | 10 | <b>00/1</b> | <b>11/1</b> |




## Assignment #2

$$D_2 = x\bar{y}_1 + y_1\bar{y}_2$$

$$D_1 = \bar{x}\bar{y}_2 + \bar{x}y_1 + x\bar{y}_1y_2$$

$$Z = \bar{y}_1y_2$$

**Total 18 gate inputs**



# Illustrative Example (Cont.)

|          |     |     |
|----------|-----|-----|
|          | $x$ |     |
|          | 0   | 1   |
| <b>A</b> | C/0 | D/0 |
| <b>C</b> | B/0 | D/0 |
| <b>D</b> | A/1 | B/1 |
| <b>B</b> | C/0 | A/0 |

|           |      |      |
|-----------|------|------|
|           | $x$  |      |
|           | 0    | 1    |
| $y_2 y_1$ |      |      |
| 00        | 01/0 | 11/0 |
| 01        | 10/0 | 11/0 |
| 11        | 00/1 | 10/1 |
| 10        | 01/0 | 00/0 |

## Assignment #3

$$D_2 = x\bar{y}_2 + xy_1 + y_1\bar{y}_2$$

$$D_1 = x\bar{y}_2 + \bar{x} \bar{y}_1$$

$$Z = y_1 y_2$$



**Total 15 gate inputs**

### Rule 1:

A and B go to same state →  
A adjacent to B

### Rule 2:

A adj B,  
A adj C,  
B adj D, and  
C adj D

|           |     |   |
|-----------|-----|---|
|           | $x$ |   |
|           | 0   | 1 |
| $y_2 y_1$ |     |   |
| 00        | 0   | 0 |
| 01        | 0   | 0 |
| 11        | 1   | 1 |
| 10        | 0   | 0 |

$z$

|           |     |   |
|-----------|-----|---|
|           | $x$ |   |
|           | 0   | 1 |
| $y_2 y_1$ |     |   |
| 00        | 0   | 1 |
| 01        | 1   | 1 |
| 11        | 0   | 1 |
| 10        | 0   | 0 |

$D_2$

|           |     |   |
|-----------|-----|---|
|           | $x$ |   |
|           | 0   | 1 |
| $y_2 y_1$ |     |   |
| 00        | 1   | 1 |
| 01        | 0   | 1 |
| 11        | 0   | 0 |
| 10        | 1   | 0 |


$D_1$



# Implication Graph

- Is a flow graph whose nodes represent pairs of states; nodes are connected if there is a state transition between two pairs of states for a given input

|   |     |     |
|---|-----|-----|
|   | $x$ |     |
|   | 0   | 1   |
| A | B/0 | C/0 |
| B | D/0 | A/1 |
| C | A/1 | D/0 |
| D | D/1 | B/1 |





- Start with a pair, e.g. AB and identify the pair that they transition to, i.e., BD.
- Using BD find the implies state pairs for one input, which AB ( $x=1$ ), and so on

- An implication graph is said to be complete if it contains all possible pairs of states (often the implication is not complete)
- A sub-graph is defined as the a part of a complete graph
- A sub-graph is called closed, if all outgoing arcs for each node in the sub-graph terminate on nodes completely contained within the sub-graph and every state in the circuit is represented by at least one node in the sub-graph

# Closed Sub-graphs based Adjacency


|   | $x$ |     |
|---|-----|-----|
|   | 0   | 1   |
| A | B/0 | E/0 |
| B | C/1 | D/1 |
| C | B/0 | A/0 |
| D | A/0 | D/0 |
| E | B/1 | A/1 |



- Closed Sub-graphs: Arcs may enter a closed sub-graph from the exterior, but none may originate within a closed sub-graph and exit
- After applying the two rules to exploit logical adjacency through careful assignment, the implication graph can be used for two logically adjacent nodes to make their next-state-pairs also physically adjacent in a closed sub-graph of implication graph

# Example




|   | $y_2 y_1$ | $x$ | 0    | 1    |
|---|-----------|-----|------|------|
| A | 00        |     | 10/0 | 01/0 |
| C | 01        |     | 00/1 | 11/0 |
| D | 11        |     | 11/1 | 10/1 |
| B | 10        |     | 11/0 | 00/1 |



**Rules 1 and 3 are most important**



- Rule 1: B adj D
- Rule 2: D adj B, B adj C, and A adj D
- Rule 3: BD  $\rightarrow$  AB, AC, and CD (could not support AD and BC as part of a closed sub-graph)

|   | $y_2 y_1$ | $x$ | 0   | 1   |
|---|-----------|-----|-----|-----|
| A |           |     | B/0 | C/0 |
| B |           |     | D/0 | A/1 |
| C |           |     | A/1 | D/0 |
| D |           |     | D/1 | B/1 |



# Example

|   | $x$ |     |
|---|-----|-----|
|   | 0   | 1   |
| A | E/0 | B/0 |
| B | A/1 | D/1 |
| C | E/0 | A/0 |
| D | A/0 | B/1 |
| E | D/0 | C/0 |



Rule 1: (A, C), (B, D), (A, D)

Rule 2: (A, D), (B, E), (A, B), (C, D), (A, E)

Rule 3: (A, D), (A, E), (B, C), (D, E), (B, D)

Rule 4: Assign all zeros combination to the most transferred to state (maximize the zeros in k-maps)

➤ When cannot handle all, rules 1 and 3 are more important than 2

# Conclusion

## □ Summary

- ➔ Machine equivalence  
(state equivalence, distinguishable states)
- ➔ State reduction  
(Distinguishing trees, state partitioning, implication table)
- ➔ Examples  
(Sequence detector, Majority machine)
- ➔ Optimal state code assignment  
(problem complexity, objectives, guidelines)
- ➔ Code assignment heuristics  
(Implication graph and assignment rules)

## □ Next Lecture

- ➔ Review

Reading assignment: Sections 9.1, 9.2, 9.4.1-9.4.2 in the textbook