

1

1. The role of yield is the representation of good dies from the wafer.

For example: if the yield is 80%, then 80 out of 100 dies from the wafer is good.

2.

wafer area = πr^2

for wafer A,

$$d = 30 \text{ cm}$$

$$\therefore r = 15 \text{ cm}$$

$$\text{no. of dies} = 150$$

$$\begin{aligned} \therefore \text{die area} &= \frac{\pi \times (15)^2}{150} \\ &= 4.71 \text{ cm}^2 \end{aligned}$$

for wafer B,

$$d = 25 \text{ cm}$$

$$r = 12.5 \text{ cm}$$

$$\text{no. of dies} = 120$$

$$\begin{aligned} \therefore \text{die area} &= \frac{\pi \times (12.5)^2}{120} \\ &= 4.09 \text{ cm}^2 \end{aligned}$$

$$\text{3. } \text{Yield}_A = \frac{1}{\left(1 + \left(\frac{0.015 \times 4.71}{2}\right)^2\right)^2}$$

$$= 0.933 \times 100$$

$$= 93.3\%$$

$$\text{Yield}_B = \frac{1}{\left(1 + \left(\frac{0.02 \times 4.09}{2}\right)^2\right)^2}$$

$$= 0.923 \times 100$$

$$= 92.3\%$$

for A,

$$\text{defect per area} = 0.015 \text{ cm}$$

for B,

$$\text{defect per area} = 0.020$$

4. $\text{Cost per die} = \frac{\text{Cost per wafer}}{\text{Dies per wafer} \times \text{Yield}}$

given
Cost for wafer A = 30 \$
Cost for wafer B = 25 \$

for wafer A = $\frac{30}{(150 \times 0.933)} = 0.214 \$$

for, wafer B = $\frac{25}{(120 \times 0.923)} = 0.226 \$$

5.
wafer A is more cost effective as
 $0.214 \$ < 0.226 \$$

2.

1. Average CPI

for snapX = $(0.4 \times 2) + (0.3 \times 3) + (0.2 \times 1) + (0.1 \times 5)$
 $= 2.4$

for mediaZ = $(0.4 \times 1) + (0.3 \times 4) + (0.2 \times 2) + (0.1 \times 2)$
 $= 2.2 \text{ (Am)}$

2. Execution time

$T = \frac{IC \times CPI}{\text{clock rate}}$

for Snap X,

$$T = \frac{IC \times CPI}{\text{clockrate}}$$
$$= \frac{2 \times 10^6 \times 2.4}{2.2 \times 10^9}$$
$$= 2.18 \times 10^{-3} \text{ s}$$
$$= 2.18 \text{ ms}$$

given,
clockrate = 2.2 GHz
IC = 2 million
= 2×10^6
CPI = 2.4 [from 1]

for media z,

$$T = \frac{IC \times CPI}{\text{clockrate}}$$
$$= \frac{2 \times 10^6 \times 2.2}{2.5 \times 10^9}$$
$$= 1.76 \text{ ms}$$

given,
clockrate = 2.5 GHz
= 2.5×10^9
IC = 2 m = 2×10^6
CPI = 2.2

3.

from '2' we see, Snap X takes more time to complete the task.

$$\therefore \text{more time taken} = (2.18 - 1.76) \text{ ms}$$
$$= 0.42 \text{ ms}$$

$\therefore$ media z has better perf by

$$\text{Percentage} = \left(\frac{2.18 - 1.76}{2.18} \right) \times 100 = 19.3\%$$

$\therefore$ media z has better perf by 19.3%.

4 for snapX,

$$SPEC = \frac{100}{2.18} = 45.87$$

Reference time = 100ms

for mediaZ,

$$SPEC = \frac{100}{1.76} = 56.82$$

3. Q1 = 2.8 GHz

1. CPI_{Q1} = 1.8

To improve performance by 40%, new execution time $T_2 = \frac{T_1}{1.4}$

$$\text{Ratio} = \frac{T_{old}}{T_{new}} = 1.4$$

2. Required clock rate to meet ~~goal~~ goal = f_2

Now,

$$T = \frac{IC \times CPI}{f}$$

for, $T_{old} = \frac{IC \times 1.8}{2.8}$

$$T_{new} = \frac{IC \times 1.8}{f} \times 1.4$$

$$\text{Perf } f_2 = \text{Perf } f_1 \times 1.4$$

$$\frac{f_2}{2.2} = 1.4 \times \left(\frac{1.8}{2.8} \right) \quad [\text{considering same ISA}]$$

$$\frac{f_2}{2.2} = 1.4 \times 1.556$$

$$\Rightarrow \frac{f_2}{2.2} = 2.178$$

$$\Rightarrow f_2 = 4.79 \text{ GHz}$$

3.
The tradeoff is justified if certain performance goals are met. Otherwise, the higher clock rate will generate more heat and require more better cooling solutions.

4.
 $P = \text{Capacitive load} \times \text{Voltage}^2 \times \text{frequency}$

for v_1 ,

$$P = 100 \times 1.2^2 \times 2.5 = 360 \text{ W}$$

for v_2 ,

$$P = 80 \times 0.85^2 \times 2.2 = 127.16 \text{ W}$$

$$\text{Reduction} = \left(\frac{360 - 127.16}{360} \right) \times 100 = 64.68\%$$

If the original system used 100W, the new system will use,

$$\frac{100 \times \left(\frac{360}{127.16} \right)}{100 \times \left(\frac{127.16}{360} \right)} = 35.3 \text{ W}$$

5.

1)
$$\text{Sys A, } T = \frac{IC \times CPI}{\text{clockrate}}$$
$$= \frac{29 \times 10^9 \times 1.5}{3 \times 10^9}$$
$$= 2 \text{ sec}$$

Sys A,
 $IC = 96 = 9 \times 10^9$
 $CPI = 1.5$
 $\text{clock rate} = 3 \text{ GHz}$
 $= 3 \times 10^9$

Sys B, $T = \frac{IC \times CPI}{\text{clockrate}}$
$$= \frac{1.5 \times 10^9 \times 2}{2.5 \times 10^9}$$
$$= \frac{3}{2.5} = 1.2 \text{ sec}$$

Sys B,
 $IC = 1.56 = 1.5 \times 10^9$
 $CPI = 2.0$
 $\text{clockrate} = 2.5 \times 10^9$

2) MIPS
for Sys A = $\frac{3 \times 10^9}{1.5 \times 10^6} = 2000 \text{ MIPS}$

for Sys B = $\frac{2.5 \times 10^9}{2 \times 10^6} = 1250 \text{ MIPS}$

3 Execution time for Sys A = 2 sec
" " " " B = 1.2 "

As $2 > 1.2$

$\therefore$ Sys B has better performance

4 Higher MIPS does not always imply better performance because:

1. Ignores the IC
2. Ignores the complexity of instruction, workload size etc.
3. Ignores if there are different ISA.

$$\frac{6}{1}$$

$$\begin{aligned}\text{Total time} &= (25 \times 300) + (15 \times 500) \\ &= 7500 + 7500 \\ &= 15000 \text{ ps} \\ &= 15 \text{ ns} \quad (\text{Ans})\end{aligned}$$

2 clock period = 100 ps

$$\therefore \text{Type-X CPI} = \frac{300}{100} = 3$$

$$\therefore \text{Type-Y CPI} = \frac{500}{100} = 5$$

$$\begin{aligned}\text{Total instructions} &= 25 + 15 \\ &= 40\end{aligned}$$

$$\text{Average CPI} = \frac{(25 \times 3) + (15 \times 5)}{40} = 3.75 \quad (\text{Ans})$$

$$\underline{3} \text{ SPEC ratio} = \frac{14.2 \text{ ns}}{15 \text{ ns}} = \cancel{0.947} 0.947$$

$$\underline{4} \text{ new spec ratio} = 1.5$$

$$1.5 = \frac{14.2}{T_{\text{new}}}$$

$$\Rightarrow T_{\text{new}} = \frac{14.2}{1.5} = \cancel{9.467} 9.467 \text{ ps}$$

Now,

$$9467 = (25 \times T_x) + (15 \times 500)$$

$$\Rightarrow 9467 = (25 \times T_x) + 7500$$

$$\Rightarrow 9467 = 25T_x + \cancel{7525} 7500$$

$$\Rightarrow \cancel{T_x = 1942 \text{ ps}}$$

$$\Rightarrow 25T_x = 9467 - 7500$$

$$\Rightarrow T_x = \frac{9467 - 7500}{25} = 78.68 \text{ ps.}$$

7.

Yes, the performance can be increased by 20% by only reducing the execution time to SB type.

for 20% ~~improvement~~ improvement,

$$\text{total time} = 180 / 1.2 = 150 \text{ sec}$$

Remaining after R-type and I/S type instructions

$$= (150 - (80 + 45))$$

$$= 150 - 125 = 25 \text{ sec}$$

$$\therefore \text{SB must be improved by} = \frac{55}{25} = 2.2 \text{ times}$$

2.

IC - Most affected. Because, higher level and lower level languages generate different number of instructions. An optimized language/compiler reduces IC significantly.

CPI - The language decides which instruction types are used. So, it is also affected but not significantly.

Clock rate - Hardware property. Not affected.

3.

Performance via prediction is making an educated ~~based~~ guess based on the outcome of an instruction before it has run.

For example: in branching or if/else statements, the CPU guesses whether an if statement will be true/false to generate instructions.

4. Redundancy ensures system reliability and is necessary for a backup. For example, in windows/linux we can take backup of our whole system. So, if in the future if something goes wrong the system can be reverted to the backed up state.