


Uart_Tx



```
# Compile of fsm.v was successful.
# Compile of mux.v was successful.
# Compile of parity_calc.v was successful.
# Compile of serializer.v was successful.
# Compile of top_testbench.v was successful.
# Compile of uart_top.v was successful.

# End time: 21:22:17 on Aug 01,2026, Elapsed time: 0:03:47
# Errors: 6, Warnings: 7
# vsim -voptargs="+acc" work.uart_top_tb
# Start time: 21:22:17 on Aug 01,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.uart_top_tb(fast)
# Loading work.uart_top(fast)
# Loading work.parity_calc(fast)
# Loading work.serializer(fast)
# Loading work.mux(fast)
# Loading work.fsm(fast)
add wave -position insertpoint \
sim:/uart_top_tb/p_data_tb \
sim:/uart_top_tb/data_valid_tb \
sim:/uart_top_tb/parity_type_tb \
sim:/uart_top_tb/parity_en_tb \
sim:/uart_top_tb/rst_tb \
sim:/uart_top_tb/clk_tb \
sim:/uart_top_tb/tx_out_tb \
sim:/uart_top_tb/busy_tb
VSIM6> run -all
# Time=0 p_data=00000000 valid=0 parity_en=0 parity_type=0 busy=0 tx_out=1
# Time=20000 p_data=10100101 valid=1 parity_en=1 parity_type=0 busy=0 tx_out=1
# Time=23000 p_data=10100101 valid=1 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=25000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=33000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
```

```

# Time=23000 p_data=10100101 valid=1 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=25000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=33000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
# Time=38000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=43000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
# Time=48000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=58000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
# Time=63000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=68000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
# Time=73000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=78000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
# Time=83000 p_data=10100101 valid=0 parity_en=1 parity_type=0 busy=0 tx_out=1
# Time=93000 p_data=10100101 valid=1 parity_en=1 parity_type=1 busy=0 tx_out=1
# Time=98000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=1 tx_out=0
# Time=103000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=1 tx_out=1
# Time=113000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=1 tx_out=0
# Time=118000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=1 tx_out=1
# Time=123000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=1 tx_out=0
# Time=133000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=1 tx_out=1
# Time=138000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=1 tx_out=0
# Time=143000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=1 tx_out=1
# Time=158000 p_data=10100101 valid=0 parity_en=1 parity_type=1 busy=0 tx_out=1
# Time=168000 p_data=11000011 valid=1 parity_en=0 parity_type=1 busy=0 tx_out=1
# Time=173000 p_data=11000011 valid=0 parity_en=0 parity_type=1 busy=1 tx_out=0
# Time=178000 p_data=11000011 valid=0 parity_en=0 parity_type=1 busy=1 tx_out=1
# Time=193000 p_data=11000011 valid=0 parity_en=0 parity_type=1 busy=1 tx_out=0
# Time=193000 p_data=11000011 valid=0 parity_en=0 parity_type=1 busy=1 tx_out=0
# Time=213000 p_data=11000011 valid=0 parity_en=0 parity_type=1 busy=1 tx_out=1
# Time=228000 p_data=11000011 valid=0 parity_en=0 parity_type=1 busy=0 tx_out=1
# Time=238000 p_data=11110000 valid=1 parity_en=1 parity_type=0 busy=0 tx_out=1
# Time=243000 p_data=11110000 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=248000 p_data=11110000 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
# Time=253000 p_data=11110000 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=258000 p_data=00001111 valid=1 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=263000 p_data=00001111 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
# Time=283000 p_data=00001111 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=303000 p_data=00001111 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=0
# Time=308000 p_data=00001111 valid=0 parity_en=1 parity_type=0 busy=1 tx_out=1
# Time=313000 p_data=00001111 valid=0 parity_en=1 parity_type=0 busy=0 tx_out=1
# ** Note: $stop : C:/Users/Menna/Pictures/TEMSAH/UART_TX/top_testbench.v(103)
# Time: 332500 ps Iteration: 0 Instance: /uart_top_tb
# Break in Module uart_top_tb at C:/Users/Menna/Pictures/TEMSAH/UART_TX/top_testbench.v line 103

```