


UNIT-3

* Arithmetic addition and Subtraction with sign magnitude.

AVF → Add overflow flip flop.



AS: Hardware Implementation


Binary addition and multiplication with sign magnitude example -

operation	Add.	$A > B$	$A < B$	$A = B$
$+A + (+B)$	$+ (A+B)$			
$+A + (-B)$		$+(A-B)$	$-(B-A)$	$+ (A-B)$
$-A + (+B)$		$-(A-B)$	$+ (B-A)$	$-(A-B)$
$-A + (-B)$	$-(A+B)$			
$+A - (+B)$	$+ (A+B)$	$+ (A-B)$	$-(B-A)$	$+ (A-B)$
$+A - (-B)$	$+ (A+B)$			

$$\begin{array}{|c|c|} \hline -A - (+B) & -(A+B) \\ \hline -A - (-B) & -(A-B) + (B-A) \\ \hline \end{array}$$

$$\begin{array}{|c|c|} \hline + (A-B) \\ \hline \end{array}$$

* Flowchart :- (Hardware algorithm).



Q. Example of Booth multiplication algorithm -

$$14 \times 10$$

$$14 \rightarrow 1110 - M$$

$$10 \rightarrow 1010 - Q$$

M	C	A	Q	S
1110	0	0000	1010	Initialization
0	0	0000	0101	1- shift
0	0	0110	0101	2- Add (A+M)
0	0	0111	0010	Shift
0	0	0011	1001	3- Shift
1	0	0001	1001	4- Add (A+M)
0	1	1000	1100	Shift

$$\text{Product} = 10001100$$

Multiplication with sign-magnitude (Booth's algorithm) -

$$A = 10111 \quad (23)$$

$$B = 10011 \quad (19)$$

C	S	B	
0	00000	10011	Initialization
0	10111	10011	1 - Add S+A
0	01011	11001	Shift
1	00010	11001	2 - Add S+A
0	10001	01101	Shift
0	01000	00101	3 - Shift
0	00100	00011	4 - Shift
0	11011	01011	5 - Add S+A
0	01101	10101	Shift

Product = 0110110101.

$$1+2+4=7$$

$$A+B+C=ABC$$

Binary Division flow-chart :-

Dividend AQ

Divisor B

(01) 11001 = A

$Q_s \leftarrow A_s + B_s$

Solution-1

A ← A - B

$EA \leftarrow A+B+1$

$A \geq B$
= 1

$EA \leftarrow A+B$

$QVF \leftarrow 1$

A ← A - B

End

Dividend

Overflow.

$EA \leftarrow A+B$

$QVF \leftarrow 0$

A ← A - B

(SHL | EAQ)

$EA \leftarrow A+B+A$

$A \leftarrow A+B+1$

$E = 1$


$A < B$

$EA \leftarrow A+B$

$Q_n \leftarrow 1$

$E = 0$

$SC \leftarrow SC - 1$



* **Introduction:** Arithmetic Instructions in digital computers manipulate data to produce results necessary for the solutions of computational problems. These instructions perform arithmetic calculations and are responsible for the bulk of activity involved in processing data on a computer.

A. What is algorithm?

- The solution to any problem that is stated by a finite number of well-defined procedural steps is called an algorithm
- We develop the various arithmetic algorithms and show the procedure for implementation them with digital hardware. We consider addition, subtraction, multi, and division for the following types of data.

- 1 ✓ Fixed point binary data in Signed-magnitude representation.
- 2 ✓ Fixed point binary data in Signed-2's complement representation.
- 3 ✓ Floating point binary data.
- 4 ✓ Binary-coded decimal (BCD) data.

- Addition and Subtraction :-

The addition and subtraction algorithm for data represented in signed magnitude and again data represented in signed-2's complement.

It is important to realize that the adopted representation for negative numbers refers to the representation of numbers in the registers before and after the execution of the arithmetic operations.

- Addition and Subtraction with Signed-magnitude Data :-

The representation of nos. in signed-magnitude is simple because it is used in everyday arithmetic calculations.

The grade procedure for adding or subtracting two signed binary nos. with papers and pencils simple and straight-forward. A review of this procedure will be helpful for developing the hardware algorithm. (Note: do not understand this)

• Hardware Implementation:-

To implement the two arithmetic operations with hardware, it is first necessary that the two nos. be stored in registers.

Let A and B be two registers that hold the magnitude of the nos., and As and Bs be two flipflops that hold the corresponding signs. The results of the operation may be transferred to a third register; however, a saving achieved if the result is transferred into A and As. Thus A and As together form an accumulator register.

Consider now the hardware implementation of the algorithms above. First, a parallel adder is needed to perform the reduce operations $A + B$.

Second, comparator circuit is needed to perform the micro & establish if $A > B$, or $A = B$. third, two parallel subtracter circuits are needed to perform the micro operations: $A - B$ and $B - A$. The sign relationship can be determined from an exclusive-OR gate with A_s and B_s as input.

* Flowchart (Hardware algorithm):-

- ✓ The two signs A_s and B_s are compared by an exclusive-OR gate. For an add operation, identical signs dictate that the magnitudes be added; for subtract operation different signs dictate that the magnitudes be added. The magnitudes are added with a micro operation $EA \leftarrow A + B$. where EA is a register that combines S and A .
- ✓ For AO indicates that $A < B$, for this case it is necessary to take the 2's complement of the value in A . this operation can be done with one micro operation $A \leftarrow \bar{A} + 1$.

✓ However, we assume that A register has circuits for micro operations: complement and increment, so the 2's complement is obtained from these two micro operations.

✓ The value in AVF provides an overflow indication.

✓ The final value of E is immaterial.

● Addition and Subtraction with Signed 2's Complement data :-

The left most bit of binary number represents the sign bit ; 0 for positive and 1 for negative. If the sign bit is 1, the entire no. is represented in 2's complement form.


The addition of two nos. in signed-2's complement form consists of adding the nos. with the sign bits treated the same as the other bits of the nos. and carry out of the sign bit position is discarded.

The subtraction consists of first taking the 2's complement of the Subtrahend and then adding it to the minuend.

When two nos. of n digits each are added and the sum occupies $n+1$ Digits, we say that an overflow occurred.

When the two carries are applied to an exclusive -OR gate, the overflow is detected. When the output of the gate is equal. to 1.

Hardware for signed-2's Complement addition and subtraction



- The left most bit in AC and BR represents the sign bits of the numbers.
- The overflow flip-flops V is set to 1 if there is an overflow. The output carry in this ~~particular~~ case is discarded.

Subtract. Add.

Minuend in AC
Subtrahend in BR

Augend in AC
Addend in BR

$$AC \leftarrow AC + BR + 1$$

V ← overflow

$$AC \leftarrow AC + BR$$

V ← overflow

End.

End.

Two algorithms for adding and subtraction

nos. In signed 2's complement representation.

* Multiplication algorithms:-

Multiplication of two fixed point binary

numbers in signed magnitude representation

is done with paper and pencil of successive shift and add operation.

23 10111 → Multiplicand.

x 19 X10011 → Multiplier.

487

10111

00000XX

00000XXX

+10111XXXX

110110101 Product

If the multiplier bit is a 1, the multiplicand is copied down; otherwise zero are copied down.

- Hardware Implementation for Signed-Magnitude data:

→ When multiplication is implemented in a digital computer, it is converted to change the process slightly. First Instead of providing register to store and add simultaneously as many binary nos. as there are bits in the multiplier, as it is convenient to provide an adder for the summation of only two binary nos. and successively accumulate the partial products in a register. Second Instead of shifting the multiplicand to the left, the partial product is shifted to the right.


- The hardware for multiplications consist of the equipment shown in fig. plus two or more registers.

→ These registers are together with registers A and B.

→ The multiplier stored in the Q register and its sign in Q. The Sequence Counter SC is initially set to a number equal to the no. of bits in the multiplier. The counter is decremented by 1 after forming each partial product.

→ The sum of A and B forms a partial product which is transferred to the EA register.

Diagram of logic hardware for multiply operation



The shift will be denoted by the statement
SHR EAQ to designate the right shift
depicted.

The least significant bit of A is shifted
into the most significant position of Q.

● Hardware algorithm :-

Below fig is a flowchart of the hardware multiply algorithm. Initially the multiplicand is in B and the multiplier in Q. There corresponding signs are in Bs and Qs respectively.

Registers d and E cleared and the sequence counter SC is set to a no. equal to the no. of bits of the multiplier.

After the initialization, the low order bit of the multiplier is in Qn is tested.

If it is 1, the multiplicand in B is added to the present partial product in A.

If it is 0, nothing is done.

Register EAQ shifted one to the right to form the new partial product.


The process stops when SC = 0.

Note that the partial product formed in A is shifted into Q one bit at a time and available eventually replaces multiplier.

The final product is available in both A and Q, with A holding the most significant bits and Q holding the least significant bits.

Q8 Flowchart for multiply operation.

Multiply operation



● Booth multiplication Algorithm :-

→ Booth algorithm gives a procedure for multiplying binary integers in signed - 2's complement representation.


Table → Numerical Example for Binary Multiplier

Multiplicand B	E	A	Q	Sc
= 10111				
Multiplicand Q, $Q_n = 1$;	0	00000	10011	101
Add B, first shift	+10111			
partial shift product	0	10111		
Shift right EAQ	0	01011	11001	100
$Q_n = 1$; add B	+10111			
Second partial product	1	00010		
Shift right EAQ	0	10001	01100	011
$Q_n = 0$; shift right EAQ	0	01000	10110	010
$Q_n = 0$; shift " "	0	00100	01011	001
$Q_n = 1$; add B.	+10111			
Fifth partial product	0	11011		
Shift right EAQ	0	01101	10101	000
Final product in AQ				
= 0110110101				

- Hardware for Booth algorithm :-

→ The algorithm requires the register configuration as shown in fig.

(Hardware for booth algorithm)



- Booth's algorithm for multiplication of Signed - 2's complement :-

The two bits of multiplier in Q_n and Q_{n+1} are inspected. If the two bits are equal to 10 it means that the first 1 in a string of 1's has been encountered.

The final value of Q_{n+1} is the original sign bit of the multiplier and should not be taken as part of the product.

Multiplication algorithms.

Multiply

Multiplicand in BR.

(n bits)

Multiplier in QR.

$$AC \leftarrow 0$$

$$Q_{n+1} \leftarrow 0$$

$$Sc \leftarrow n$$

= 10

= 01

$Q_n Q_{n+1}$

$$AC \leftarrow AC + BR + 1$$

= 00

$$AC \leftarrow AC + BR$$

= 11

Shift (AC + QR).

$$Sc \leftarrow Sc - 1$$

Sc.

End.





Booth's algorithm for multiplication
of signed 2's complement nos.

• Array multiplier :-


The multiplication of the two binary nos. can be done with one micro-operator by means of a combinational circuit that forms the product bits all at once. This is a fast way of multiplying two nos. since all it takes is the time for signals to propagate through the gate that form the multiplication array.

$Q_n Q_{n+1}$	$BR = 10111$	AC	QR	Q_{n+1}	SC
1 0	$BR + 1 = 01001$ Initial Subtract	00000 01001	10011 01001	0	101
1 1	BR	01001	01001	1	011
0 1	other	00100 00010	11001 01100	1	100
0 0	other	10111 11001	10110 11100	0	010
1 0	Add BR	10111 11001	01011 10110	0	001
	Subtract BR	01001 00111	10101 10101	1	000

2-bit by 2-bit array multiplier.



Q2



* (4bit by 3-bit array multiplex.)

● Division Algorithm :-

→ Division of two fixed-point binary nos. In signed magnitude representation is done with paper and pencil by a process of successive compare, shift, and subtract operations.

with all related with, Not all of both HD
nothing + with one less than or equal to
the just less than or equal to one

of 425 needed to go - how will that be handled
errors as it is done in hardware

A. Example of binary division with digital hardware.
Instead of shifting the divisor to the right,
the dividend or partial remainder, is
shifted to the left, thus leaving the two
nos. in the required relative position.
Subtraction may be achieved by adding
A to the 2's complement of B.

EAQ is shifted to the left with 0 instead of Q_n and the previous value of E lost. The divisor is stored in the B register and the double length dividend is stored in register A and Q.

The information about relative magnitude is available in E. If E=1, it signifies that A ≥ B. A quotient bit 1 is instead to repeat the process. If E=0, it signifies that A < B so the quotient in Q_n remains a 0.

The sign of the remainder is the same as the sign of the dividend. 0 = dividend, 1 = divisor

$$\text{Divisor } B = 10001, \text{ Quotient } Q = 01111, \text{ Remainder } R = 10001$$

	M	E	A	Q _n	Sc
Dividend:	01100	0	01110	00000	5
shl EAQ			11000	00000	
add B+1			01111		

$$E = 1.$$

	M	E	A	Q _n	Sc
Set Q _n = 1.	-1	01011	00001		4
shl EAQ			10110	00010	
Add B+1			01111		

$$E = 1.$$

	M	E	A	Q _n	Sc
Set Q _n = 1.	1	00101	00011		3
shl EAQ			10110	00010	
Add B+1			01111		

Shl EAQ	0	01010	00110
Add $\bar{B}+1$		+01111	
$E=0$; leave $Q_n=0$	0	11001	
Add B		10001	
Restore remainder	1	01010	2
Shl EAQ		10100	01100
Add $\bar{B}+1$		+01111	
$E=1$		00011	
Set $Q_n=1$		00011	01101
Shl EAQ		00110	11010
Add $\bar{B}+1$		+01111	
$E=0$; leave $Q_n=0$	0	00001	11010
Add B		110001	
Restore remainder	1	00110	11010
Neglect E	1	00110	
Remainder in A:	0	00110	00000
Quotient in Q:			11010

Example of binary division with digital hardware,

★ Divide Overflow:-

- This occurs because any dividend will be greater than or equal to zero.

- Over flow condition is usually detected when a special flip-flop is set, which will call it a divide overflow flip-flop and label it DVF.
- The occurrence of a divide overflow can be handled in variety of ways.
- In some computers it is the responsibility of the programmers to check if DVF is set after each divide instruction.
- The occurrence of a divide overflow stopped the computer and this condition was referred to as a DIVIDE STOP.
- The best way to avoid a divide overflow is to use floating point data.
- The divide overflow can be handled very simply if nos. are in floating point representation.

* Hardware algorithm :-

The dividend is in A and Q and the divisor in B. The sign of the results transferred into Qs to be part of quotient.

$$H \oplus A \rightarrow A$$


$$H \oplus A \rightarrow A$$


$$H \oplus A \rightarrow A$$

A divide overflow condition is tested by subtracting divisor in B from half of the bits of the dividend stored in A. If $A \geq B$, the divide overflow flip-flop DVF set and the operation is terminated prematurely. By closing the process as shown in the flowchart the quotient magnitude is formed in register Q and the remainder is found in the register A. The quotient sign is in Q_3 and the sign of the remainder in A is the same as the original sign of the dividend.

Flowchart for divide operation

Divide operation





* What is restoring method?

- The hardware method just described is called the RESTORING METHOD. The reason for the name is that the partial remainder is restored by adding the divisor to the negative difference. Two other methods are available for dividing nos., the COMPARISON method and the NONRESTORING method. In the Comparison method A and B are compared prior to the subtraction operation.

- No restoring method B is not added if the difference is negative but instead, the negative difference is shifted left and then B is added.

* Floating point arithmetic operation :-

- Floating point no. in computer register consist of two parts : a mantissa m and exponent e $\rightarrow mx10^e$.
- A floating point no. that has a 0 in the most significant position of the mantissa is said to have an UNDERFLOW. To normalize a no. that contains an underflow, it is necessary to shift the mantissa to the left and decrement the exponent until a nonzero digit appears in the first position.

* Register Configuration :-

- The register configuration for floating point operation is quite similar to the layout for fixed point operation.
- On a general scale, the same register manages mantissa and exponent.

and adder used for fixed point arithmetic are used for processing the mantissa. The difference lies in the way the exponents are handled.



* Register organization :-

There are three registers, BR, AC, and OR. Each register is subdivided into two parts. The mantissa part has same upper case letters, the exponents part uses corresponding lower case letters.

A parallel adder adds the two mantissas

and transfers the sum into A and the carry into E. A separate parallel adder is required for the exponents. Since the exponents are biased.

Register for floating point arithmetic operations:-



* Addition and Subtraction

During addition and subtraction, the two floating point operands are in AC and BR.

The sum or difference is formed in the AC. The algorithm can be divided into four consecutive parts:-

- 1- Check for zeros.
- 2- Align the mantissas.
- 3- Add or subtract the mantissa.
- 4- Normalize the result.

Multiplication :-

The multiplication of two floating point nos. requires that we multiply the mantissas and add the exponents. No comparison of exponents or alignment of mantissa is necessary.

The multiplication of the mantissa is performed same as fixed point to provide a double precision product.

The multiplication algorithm can be subdivided into four parts :-

JA [] D

A [] A A

1- Check for zeros.


2- Add the exponents.

3- Multiply the mantissa.

4- Normalize the product.

Floating-point arithmetic operations P-

Add or subtract







Addition and Subtraction of floating point nos.

Multiplication of floating point nos.

Multiply
↓

Multiply
↓




Ques 5 -

- Floating point division requires that the exponents be subtracted and the mantissa divided. The mantissa division is done as in fixed point except that the dividend has a single precision mantissa. That is placed in the AC.
- The division algorithm can be divided into five parts:-

- 1- Check for Zeros.
- 2- Initialize registers and evaluate the sign.
- 3- Align the dividend.
- 4- Subtract the exponents.
- 5- Divide the mantissa.

Octal arithmetic Unit



$$a \leftarrow c_i + b_i + s$$


$$q \leftarrow a.$$

Obtained magnitude of mantissa
as in flowchart for divide
operation

END
(Quotient is in QR)

(Division of floating-point nos.).

BCD Adder



(Block diagram of BCD adder)

Table :- Derivation of BCD Adder.

K	Z ₈	Z ₄	Z ₂	Z ₁	C	S ₈	S ₄	S ₂	S ₁	Decimal.
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	1	0	1	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	0	1	0	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	0	0	0	1	1	13
0	1	0	1	0	0	1	0	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	0	1	0	1	1	17
1	0	0	1	0	1	0	0	0	0	18
1	0	0	1	1	1	0	0	1	1	19

Binary summands BCD Sum.

A. BCD Subtraction :-

- 1 ✓ It is straight subtraction of two decimal nos. will require a subtraction circuit that will be somewhat different from a BCD adder.
- 2 ✓ It is more economical to perform the subtraction by taking 9's or 10's complement of the subtrahend and adding it to the minuend. Since the BCD is not a self-complementing code.
- 3 ✓ The Boolean functions for the 9's complement circuit are -

$$X_1 = B_3 M' + B_3' M$$

$$X_2 = B_2$$

$$X_4 = B_4 M' + (B_4' B_2 + B_4 B_2') M$$


$$X_8 = B_8 M' + B_8' B_4' B_2' M$$

From these eqn's we see that $X=B$ when $M=0$, when $M=1$, the X output produce the 9's complement of B .

A. Decimal Arithmetic operation :-

- The algorithm for arithmetic operations with decimal data are similar to the algorithms for the corresponding operations with binary data.

- One stage of a decimal arithmetic unit.



- ★ Decimal arithmetic micro operation symbols

Table:- Decimal arithmetic Microoperation Symbols

Symbolic designation

Description.

$A \leftarrow A + B$.

Add decimal nos. and transfer sum into A



B

A's complement of B.

$A \leftarrow A + \bar{B} + 1$

Content of A plus 10's complement of B into A.

$Q_1 \leftarrow Q + 1$

Increment BCD no. in Q,

dsh₉₁ A

Decimal shift-right register




dsh_L A

Decimal shift-left register



Addition and Subtraction :-




(a) Parallel decimal addition:-

$$624 + 879 = 1503.$$

12 83 42 62


(b) Digit-serial, bit parallel decimal addition

Augend



(C) DLL serial decimal addition.

Augend.




Addend

Sum.

Correction

Carry


- Three ways of adding decimal nos.
These are describing above.



- Registers for decimal arithmetic multiplication and division.

★ Flowchart for decimal multiplication.

Multiply



★ Flowchart for decimal division :-

Division

Divide

Divisor in B
Dividend in AQ

Check for overflow

$$Q_s \leftarrow A_s \oplus B_s$$

$$SC \leftarrow K_s \quad Be \leftarrow 0$$

Ans in AQ

$$EA \leftarrow A + \bar{B} + I$$

$E = 1$
 $A > B$

$$A \leftarrow A + B$$

$$Q_L \leftarrow Q_L + 1$$

$$SC \leftarrow SC + 1$$

$$EA \leftarrow A + \bar{B} + I$$

$$SC = 0$$

$= 0$
 $E = 1$

END

(Quotient is in Q)

(Remainder is in A)