## CprE 381: Computer Organization and Assembly-Level Programming


## **Project Part 1 Report**

Team Members:	Sabrina Francis & Cameron Mesman
	_(Originally Brandon Poe as well, but he dropped class)

Project Teams Group #:\_\_Proj1\_7\_4\_\_

Refer to the highlighted language in the project 1 instruction for the context of the following questions.


[Part 1 (d)] Include your final MIPS processor schematic in your lab report.



[Part 2 (a.i)] Create a spreadsheet detailing the list of *M* instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the *N* control signals needed by your datapath implementation. The end result should be an *N\*M* table where each row corresponds to the output of the control logic module for a given instruction.

	Opcode	(5 downto 0)				(5 downto 2) 1000		(5 downto 0) 000011						
		000000												
	Function Code	000000	000010	000011	100000	100001	100100	001000	100111	100101	101010	100010	100011	100110
Instruction	ALU Control Output													
sll	00000	XX												
srl	00001	Х	Х											
sra	00010	Х		X										
add	00011	Х			X									
addu	00100	Х				X								
and	00101	Х					Х							
jr	00110	Х						Х						
nor	00111	Х							Х					
or	01000	Х								X				
slt	01001	Х									Х			
sub	01010	Х										Х		
subu	01011	Х											Х	
xor	01100	Х												Х
beq	01101		Х											
bne	01110		Х											
addi	01111			Х										
addiu	10000			Х										
slti	10001			Х										
andi	10010				Х									
ori	10011				Х									
kori	10100				Х									
lui	10101				Х									
w	10110					Х								
SW	10111						Х							
al	11000	1						Х						
	11111													

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually, and show that your output matches the expected control signals from problem 1(a).




The waveform above shows the two inputs and the output of our ALU control. s\_s\_type represents the function code and s\_opcode represents the opcode. Each output matches our expected output values. The expected values can be seen in the testbench file.


[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

Fetch logic must support a branch function, jump instruction, and PC+4 to increment all other instructions. There will be 3 types of control for the fetch logic, branch, jump, and regular increment. Also a halt instruction to stop the program.

[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?



[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use Modelsim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the Modelsim waveforms in your writeup.



[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

Srl shifts the input right and shifts in zeros. Sra shifts the input right but shifts in the sign bit. There is no sla instruction because shifting in a sign bit to the least significant bit is not helpful and actually changes the value of the input, so it would have almost no uses.

[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.


The barrel shifter component stores the value of the most significant bit (sign bit). Then, when the input is shifted and new bits are shifted in, the component uses the stored sign bit as the shift in bit.

[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

To implement a left barrel shifter using the right barrel shifter, you can do the following:

- 1. reverse input
- 2. run right barrel shifter as ususal
- 3. reverse output

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.



This waveform shows the input and output of 13 different test cases. The first 5 cases show the srl command, shifting the input right and shifting in zeros. The s\_shiftamt shows how many bits the input is being shifted by, and s\_output shows the value after being shifted. The  $6^{th}$  and  $8^{th}$  test cases show sra which shifts in the sign bit. Lastly, examples 9-11 show sll, which shifts the input left.


[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

For our design approach, we changed our ALUControl to output a different signal for every instruction, and make a different calculation for every instruction in the ALU based on the inputted control signal. We decided to do this so that We could choose some of our signals within the ALU, instead of adding more to the big control unit.

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.

Depending on the instruction, there will be different instruction machine code, control signals, flow, and outputs in the waveforms.


[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt implemented?



[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.


Based on the different instructions, the ALU will output a different branch fetch signal, ALU output, and overflow. It will also intake different

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.




[Part 3] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.


[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.



[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.



[Part 3 (c)] Create and test an application that sorts an array with *N* elements using the BubbleSort algorithm (link). Name this file Proj1\_bubblesort.s.



[Part 4] report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematics. What components would you focus on to improve the frequency?

FMax: 43.07mhz

PC → Imem → ADD\_BRANCH → PC

I would focus on fetch logic, as it seems our branch instructions take the longest to run.