DEPARTMENT OF INFORMATION TECHNOLOGY, NITK SURATHKAL END SEMESTER EXAMINATION, JANUARY 2023

17201 Computer Organization And Architecture

Time: 3 Hrs Class B. Tech(IT) Marks 70 Date: 27 01 2023 Register No: 21127058 NOTE: 1 Answer all questions diagram 1) Write and explain general register organization with (5M)2) Write and explain on CPU organization with diagram (5M)3) Explain Flynn's taxonomy with diagrams (8M)3) What is asynchronous data transfer? Write a note on control signals occur during asynchronous data transfer (1M+8M=9M)5) (a Explain BCD adder with a diagram. (5M+5M=10M)b. Explain Associative memory page table with a diagram 6) Distinguish cache mapping using only neat diagrams (15M)Tonsider the Pages referenced by the CPU in the order are 6, 7, 8, 9, 6, 7, 1, 6, 7, 8, 9, 1, 7, 9, 6 the number of frames in the memory is 3. Find out the number of page faults for a Optimal Page Replacement Algorithm,

(3*3M=9M)

6. FIFO Page Replacement Algorithm,

LRU Page Replacement Algorithm

Apply addressing modes for the following diagram(except base addressing mode) (9M)

	Address	Memory	
PC 200	200	Load to AC	Mode
R1 400	201	Address = 500	
KI TOU	202	Next Instruction	
XR 100			
	399	450	
AC	400	700	
	500	800	
	3.0		
	600		
		1	
	702	325	
3	800	300	