(a) Live CPU read path: complete text model

(b) FPGA core: tested as a separate circuit



The FPGA core compresses data; the host CPU runs the model.