



1) The fitched inst is loaded into a register in the procusor (Inst' Register IR). a contains bits that specify the action the procusor has to take.





Example program execution,




Figure 3.5 Example of Program Execution (contents of memory and


registers in hexadecimal)

Adds the contents of address 940 to address 941.

and stores the results in 941.

wing 3 fetches and 3 execute yells

State diagram of a detailed pretruction cycle:




add (940) + add (941)

= store (941)

Figure 3.6 Instruction Cycle State Diagram

For any inst " yele, some states may be nell and others may be visited more than once.






Figure 14.9 Two-Stage Instruction Pipeline

To gain further speed up, the pipeline must have more stages.

- O Fetch Inst " (FI): read the next expected just " justo a register.
- 2 Decode Inst (DI): determine opcode & operand specifiers.
- 3 Charlete Operands (CO): calculate effective address of each source operand.

 Indirect, register indirect, etc.
- (9) Fetch Operands (FO): fetch each operand from memory.
- @ Execute hosth (EI): perform Indicated operation and store the result.
- 6 Write Operand (WO): store the result in memory

For the sake of illustration, let stays take equal duration.

	-		Time	e	-									
	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Instruction 1	FI	DI	co	FO	EI	wo								
Instruction 2		FI	DI	со	FO	EI	wo							
Instruction 3			FI	DI	со	FO	EI	wo						
Instruction 4				FI	DI	co	FO	EI	wo					
Instruction 5					FI	DI	со	FO	EI	wo				
Instruction 6						FI	DI	со	FO	EI	wo			
Instruction 7							FI	DI	со	FO	EI	wo		
Instruction 8								FI	DI	со	FO	EI	wo	
Instruction 9									FI	DI	со	FO	EI	we

Figure 14.10 Timing Diagram for Instruction Pipeline Operation

Without pipelining 6×9 = 64 time unite

Vansous factors: —

(1) Mix stayes are unequal duration.

@ each instruction does not goes through all six stages.

(eg. LD) WOX

(eg. LD) WOX

(annot access simultaneology.

(annot access simultaneology.

(annot access simultaneology.

Let lost 3 is a conditional branch to inst 15.

			Tim	e			Branch penalty								
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
Instruction 1	FI	DI	со	FO	EI	wo									
Instruction 2		FI	DI	со	FO	EI	wo								
Instruction 3			FI	DI	со	FO	EI	wo							
Instruction 4	et e			FI	DI	со	FO								
Instruction 5					FI	DI	со								
Instruction 6						FI	DI								
Instruction 7							FI								
Instruction 15								FI	DI	со	FO	EI	wo		
Instruction 16									FI	DI	со	FO	EI	wo	

Figure 14.11 The Effect of a Conditional Branch on Instruction Pipeline Operation

lipelining lapic accounting for brenches and interrupts




Figure 14.12 Six-Stage CPU Instruction Pipeline

The pipelining is a powerful technique for onhancing

performance but requires careful devign to achieve optimum results with reasonable complexity.

Pipelining Hazards