
Hazards: - Sthations that prevent a populine from operating at its maximum possible clock speed.


-> Prevents some instructions from executing during its designated clock cycle.



Structural Hazard :-

When two or more instructions that are already in the pipeline need the same resource.

Example: -



				_
Mon	non	'	معه	a
	إلودا	P	ort	
	0	, '		
11	15	in	me	mony

		Clock cycle												
		1	2	3	4	5	6	7	8	9				
	11	FI	DI	FO	EI	wo								
nstruction	12		FI	DI	FO	EI	wo							
Instru	13			Title	FI	DI	FO	EI	wo					
	14				不	FI	DI	FO	EI	wo				
			0	b) II so	surce c	neran	1 in me	emory						

an insert "stall yeles" in the pipeline.

Speed-up,
$$C_{k} = \frac{T_{l,n}}{T_{k,n}} = \frac{T_{NP}}{T_{p}} = \frac{CPI_{NP} \times C_{NP}}{CPI_{p}} = \frac{C_{NP}}{C_{p}} \times \frac{CPI_{NP}}{CPI_{p}}$$

CPI -> (yoles per hoth C -> Clock (ycle. Time

Speed-up,
$$S_{K} = \frac{C_{NP}}{C_{P}} \times \frac{CPI_{NP}}{CPI_{P}}$$

and a comment

Introduction Page

Through pipelining we are reducing CPL or C. Ideal (PI of an Inst' pipeline can be written as, CPINP = Ideal CPI x Pipeline Depth Ideal CPI = <u>CPINP</u> Pipeline Depth Speed Up = CNP x Ideal (PI x Pipeline Depth CP (PIp CPIP = Ideal (PI + (Pipeline Stall Cycles per Inst ") Speed Up = (NP x Ideal CPI x Pipeline Depth | Ideal CPI + averyl pipeline stall grows / inst n Let $C_{NP} = C_{P}$ i.e. ignoring the increase in clock cycle time.

Opered Up = Ideal CPI × Pipeline Depth

| blest CPI + Pipeline stall yeles /instruction


Example: -

Di- The ideal CPI of a pipeline is 1.3. (ounder there is a structural hazard in which data references constitute 35% of the instructions. instructions.

How much faster is the ideal machine without the memory structural hazard, us machine with the hazard?

Memory Structural Hozard is quite frequent.

Nakes ux of saperate instruction and data
caches in the first land



Data Hazards : -

Occurs due to data dependencies between instructions that are vanious stayes of execution in the pipeline.

	Clock cycle											
	1	2	3	4	5	6	7	8	9	10		
ADD EAX, EBX	FI	DI	FO	EI	wo							
SUB ECX, EAX		FI	DI	×Idlè×		FO	EI	wo				
13			FI	4	X	DI	FO	EI	wo			
14				4	/%/	FI	DI	FO	EI	wo		

Figure 14.16 Example of Data Hazard

Sub instⁿ can fetch wrong value af EAX without "Stall cycle".

The maire way

How to reduce the number of

stall cycles?

Data Forwarding/

Sypaning

Concurrent

Register Access

Control Hazard 3-

Asless because of branch instructions being executed in a pipeline.

-> Can cause greater performance loss than data harands.

	_		Tim	e			Branch penalty								
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
Instruction 1	FI	DI	со	FO	EI	wo									
Instruction 2		FI	DI	со	FO	EI	wo								
Instruction 3			FI	DI	со	FO	EI	wo							
Instruction 4				FI	DI	со	FO	Х	×						
Instruction 5					FI	DI	со	*	×	×					
Instruction 6						FI	DI	7	×	x	×	X			
Instruction 7							FI	X	X	×	X	×	X		
Instruction 15								FI	DI	со	FO	EI	wo		
Instruction 16									FI	DI	co	FO	EI	wo	

Figure 14.11 The Effect of a Conditional Branch on Instruction Pipeline Operation

How to reduce the branch panelty?