## Data Hazards:-

## Data Hazards % —

Occurs du to data dependencies between instructions that are vanious stayes of execution in the pipeline.

	Clock cycle									
	1	2	3	4	5	6	7	8	9	10
ADD EAX, EBX	FI	DI	FO	EI	wo					
SUB ECX, EAX		FI	DI	≻Idlè∕		FO	EI	wo		
13			FI	X	×	DI	FO	EI	wo	
14				4	/%/	FI	DI	FO	EI	wo

Figure 14.16 Example of Data Hazard

oub inst<sup>n</sup> an fitch wrong value of EAX without "Stall cycle".

m-order lipeline:

A precedery inot " is always ahead of a neceeding inst".

Out- of - order Pepeline:

(Modern Processors)

It is possible for leter instructions to execute before earlier instructions.

Data Kezards Out- of-order m-order Pipelining Pepelinen WAR RAW WAW Write After Read. Read After Write After Write Write [17: add rl, 22,23 [1]: add x1, x2, x3

[1]: add rl, r2, r3

[2]: pub \$3, sel, se4

(2): Mb Kl, r4, r3

[2]: add +2, 25, 26

[3]: mul x5, x8, x9

moth [2] cannot write the value of 12 before insth (I) writes to it.

hot (2) cannot write the value of r2 before inst<sup>h</sup>[1] read it.

## Solutions o-

1 Data Forwarding: / by parring

By winy additional hadware, the data required can be Jonwarded as soon as they are computed, instead at waiting for the result to be written into the refister

l da						6 R2 where
met	1	2	3	9	8	6 Kr here
ADD RZ, RS, R8	EI	Di	FO	A	WO	
•	' '	-	'		1.	1-10
OUB R9, R2, R6.		FI	DI-	FO	L 61	1 100
COB KING			1			
			- 11			
		R2 5	wad hu	ne		
		\ \tilde{\pi} \cdot \cdo				

A naive solution:

host h	1	2	3	4	8	6	7	8	
ADD RZ, RS, R8	FI	Di	FO	А	Wo				
OUB R9, R2, R6.		FI	DIX	STAIL	STAIL	اھ	FO	EI	
Next last <sup>h</sup>			FIX	STALL	STALL	FI	21	EX	
Nept Inst <sup>n</sup>				STALL	STALL		FI	21	
Next heth				8TALL	STALL			FI	

"3 clock ydes wested"

Data forwading: using additional No forward the data /byparring. from ALL as soon as it is computing

hoth	1	2	3	4	8	6	7	8	9
1 ADD RY, RS, RG	FI	DI	FO	固	WO				
Data @ CUB R3, R4, R8		PI	DIK	Fo	TEI	Wo			
(B) ADD R7, R2, R4			FI	DV	FO		wo		
CONCUME WAND R9, RY, RIO				FI	DIN	FO	EI	Wo	
king BOR RIL RY RS					F	DI	PO	EI	Wo

Solution. -

Usby additional hadware forward the result directly from the output of the ALU to the input registors of the next instruction.

Solution: -

Concurrent hegister Access
Splitting a cycle into two balues
(register write in first half clock yele,
register xead in second half clock yele).

Control Hazard :-

Arthus because of branch instructions being executed in a pipeline. -> Can cause greater performance loss than data harards.



Figure 14.11 The Effect of a Conditional Branch on Instruction Pipeline Operation

branch is not determined until the end of time unit 7.

Dealing with branches: -

- 1 Multiple streams
- @ Prefetch Branch Target
- 3 Loop buffer
- (4) branch Prediction
- Deleyed Branch

Reading exercise: - Page 509-515

(omputer Organization and Architecture, William Stallings (10th Edition)