
Transistors: - Juni conductor deulce can be und



-> BJT (Bipolar Junction Transpotor)

Ban: - Used to activate the transfer.

Collector: - Poritive Lead

Emetter: - Negative Lead.

P-N-P N-P-N

=> FET (Field Effect Transistor)

Cute, Source and Drain

Cate Drain 50 wree

Voltage at Crete controls the current between source and drain.

Mos FET + rannistors (Metal-oxide - semi conductor field-effect transistor)

PMOS & NMOS Transstors

So wice  $\frac{\pi}{2} \int_{-\infty}^{\infty} \int_{$ 


There is conducting path There is a condacting path from S to D from S to D bistable Latching <u>Circuitry</u>
(flip-flop) to store each bit.

## Static RAM:\_

- -> Jemi (onductor memory uns flip- flops to store each bit.
- -> Can be arranged in rows and columns of memory cells.

  Word line and bit line
  - -> Widely und in small-scale systems like microcontrollers
    - -> Cache Memories

1 - bit SRAM Cell




2 pars transistors 4 transtors for invertor pair. b Word Line b'

Two inverters are cross connected to form a latch

-> Connected to two bit lines with TI and T2

-> Transstors behave like switches that can be (OFF) and (ON) under the control of word line.

## Read operation:



1) To read content of the cell, word line is activated  $(=1) = T_1 \rightarrow 0N$  $T_2 \rightarrow 0N$ 

If value is 1 bit - line (6)  $\rightarrow$  1

bit - line (5)  $\rightarrow$  0


If value is 0  $\rightarrow$  0  $\rightarrow$  1

Read / Write signal will monitor the state

of b and b to figure out value (0/1)

Write operation:

Write 1 Write 0



Dynamic RAMO -


→ Do not retain its state

oven if power supply is on.

→ Data stored in the form of

charge stored on a capacitor.

1- Hampstor DRAM Cell



Introduction Page

E

-> Requires períodic fresh

(due to leakeys in charge)

-> Les expenneu.

## > READ Operation in DRAM

Bet line

The transistor of a particular

Word cell is turned on by a chivating

line the word line

R/W control brighed will some

the charge stored in the

Capactor.

If the charge

is about threshold,

shiph voltage with

logic 1

below threshold, grounded

Cogic 0.

⇒ WRITE Geration in DRAM

To be written:
0,1

O/1 Word
line > Word line > transistor

> Depending on the value
to be written, (0/1)

apply voltage (high/low)

Introduction Pag

K/W

I 1

apply voltage (high/low)

The capacitor gets Varyed to the required Voltage State.

3) Refreshing of capacitor requires

READ-WAITE Cycles.

Types of DRAM

SDRAM

DRAM

(Asynchronous)

(synchro nous)

-> Timing af memory is handled sugniture rowdy.

-> Memory operations

are symchronized by a

clock.

A special memory Controller.