
Memory hterfacing:


Interfacing more memory modules with the processor.

Questions :-

- 1. How address and data lines connected to memory module?
- 2. How address is decoded?
- 3. Distribution of memory addresses?
- 4. Speed up of data (ransfer rate b/w procursor and memory.




Chip Select :- Required when there are (CS) multiple modules of memory.



> How many 128×8 RAM Chips are needed to provide a memory apacity of 2048×8?

 $\frac{2048 \times 8}{128 \times 8} = 16$


2048 = 2" | | address bits



> How many 128 X8 RAM chips are

required to provide a memory capacity of 2048 x 16 ?

Interface for multiple chips to the processor.



What is the range of address for Mo, M1, M2, M3?

Memory laterry and bandwidth:

Ohet laterry L = 20 ns per 32-6it word.

Band width $(8\text{W})_0^9$