


Figure 7.3 Block Diagram of an I/O Module


Types_af Device Interfaces: -

Ways of connecting the I/o devices to the address and data buces.

Memory - Mapped Deutre Interface

I/o Mapped Deutce Interface.





Memory - Mapped Deuse Interface

I/o Mapped Deutce Interface.

- addres decoder selecte memory and I/o ports.
- ② Some at the memory address space is occupied by I/o durices.
- 1 All data transfer instructions to/from memory can be wid to trensfer data to/ from I/o devices.
- separate instructions for I/0, no $I0/\overline{M}$ address signal.

- 1) Separate instructions for I/o data transfer (IN/OUT).
- a A processor rignal identifies whether a generated address refers to a memory location or an I/O desire.
- 3 Separate address decoders for selecting memory and I/O ports.
- 1) The processor need not have (9) The complete address space can be utilized.

Modes of Data Transfer 3-

How the actual data transfer takes place between the I/O devices and the processor.

Table 7.1 I/O Techniques


	No Interrupts	Use of Interrupts
I/O-to-memory transfer through processor	Programmed I/O	Interrupt-driven I/O
Direct I/O-to-memory transfer		Direct memory access (DMA)



Processor I/O

Of regrammed I/O: - Data is exchanged between procusor and I/O module.

Programmed I/O



D Synchronous: >> I/o device transfers data at a fixed rate

and is also known to the CPU.

-> (PU lies idle obering time obley

-> Not all devices have strictly synchronous transfer speed.

-> Q Asynchronous: >> > CPU does not know when the I/o module
will be ready to transfer the next word.

-> (PU has to check the status of the I/o module to

know when the device is ready. (hand sheking)

- Wester of CPU time

Descript - driven


I/o: - Processor issues a command to the I/O

module, continues to execute other instructions,

and is interrupted by I/O module when completed
its work.

The CPU suspends the task it was doing, services the request, and returns back to the task it was doing.

Interrupt driven I/O




> Interrupt Service Routine or Interrupt handler

-> CPU time is not wasted while checking the status.

3 Direct Memory Acces :-

I/O module and main memory exchange data directly, without procusor involvement.

Pirect Memory Access



Quiz: In memory-mapped I/O____

- (a) The I/O devices have a separate address space.
- (b) The I/O devices and the memory share the same address space.
- (c) A part of the memory is specifically set ande for the I/o operation.
- (d) The memory and I/O deverus have an associated addres space.