Lecture - 13 (ache Memory)

Efficiency of memory hierarchy? -

Let efficiency (e) be the factor by which to differs from avery time tay.

is. e = to /tay


Efficiency $c = \frac{t_1}{H \cdot t_1 + (1-H)t_2}$ —0

Let $r = \frac{t_2}{t_1}$ which is access time vertic of two levels.

puttly in 0 $\Rightarrow e = \frac{1}{1 + (1-H) \cdot t_1}$

Speed up gained by Memory Hierarchy: $G = \frac{t_2}{H \cdot t_1 + (1-H)t_2} = \frac{1}{H/x + (1-H)}$

Block? The smullest unit of information transferred between two levels.



Block placement o- where is the block placed.

Black Identification ? - Identify the block if
it is matched with
the upper level of the memory
block replacement : - Which block is to be replaced
on a mile.

Common Memory Hierarchies:

Cache / Main Memory Main Memory /
Hierarchy Secondary Memory
Hierarchy Hierarchy

> 2 to 4 levels

> Managed by hardware

> Managed by bothware (03)

> Objection:


To provide fast aways

memory access

To provide large memory

pa (e for wars

Litel (ore it - 4790K Procesor:



Core - A right processing unit within a CPU that can execute instructions.

4 cores - every core has its own U and D cache

L3 is khared by all the cores.

(ache Memory:

- A lost memory between mocessor and main memory.

Read/Write Strategies, Block replacement, Mapping Techniques etc.

- -> For fast execution, frequently used data and instructions are brought into the Cache.
- Tirst time there is definitely a mirs and then data is brought from lower lands into Cache.
- → Cache Memory is logically divided into blocks/lines, where every block typically contains 8 to 256 bytes.
- → When the (PU wants to access a word in memory, a special hardware first checks whether it is prevent in cache memory.

Present Abrent
(Gahe hêt) (Cache Mirs)

Word is directly accented from cache memory.

The block containing the requested word is brought from main memory to ache.


block Placement 3-

Where can the block be placed in the cache?

- determined by mapping algorithm.

Which main memory blocks can revide in which cache mendony blocks.

Introduction Page




Mein Memory: —

Total
$$h_{0}^{2}z = 16 \text{ M words} = \alpha^{24}$$
 $\Rightarrow \alpha^{24} - b^{4} + addrevable$

No. of 32-word blocks = $\frac{16M}{32} = 512 \text{ K}$

1. Direct Mapping: -



-> Each main memory block can be placed in only one block in the ache.

Introduction Pag

The Block WORD

32 Word Memory -> (25)=> 5 bits for each word
256 blocks -> (28)-> 8 bits to represent each block.

TAG: = # of blocks in Cache Memory

TAG \Rightarrow which block of main memory is mapped to a particular block of cache memory.

TAG = $\frac{512k}{256} = \frac{2^{19}}{4^8} = 2^{17}$