
Interrupt Processing :-




Tristate buffer is
enabled when INTA is a chive.

En

B=A if En=1

=2 if En=0



Steps: - 1. Device controller sends INTR to the CPU.

- 2. CPU finishes the current instruction and sends back INTA.
- 3. Device controller sends interrupt vector (or number) over data bus.
- 4. (PU reads the interrupt vector, and identifies the device.

The occurence of an event triggers a number of events both in processor hadware and software.





Figure 7.6 Simple Interrupt Processing

PSW: - Register containing the current status of the processor.

PC: - Location of the next instruction to be executed.


Changes in memory and regester :-




(a) Interrupt occurs after instruction at location N

(b) Return from interrupt

Figure 7.7 Changes in Memory and Registers for an Interrupt



Priority Scheme (PU has multiple request lines -> accepts the request with highest priority.



- Dairy Chaining

 >> Priority is automatically
 assigned based on the order
 at checking devices. of checking devices.
- => 50 the priority is set band on the order in which is electrically connected.
- NOTA is passed to the next device only if the current device has not futerrupted.

