frogrammed I/O requires active intervention of procusor.



Drawbades :-


- 10 I/O transfer is limited by the speed with which the processor can test and service a device.
- @ Meneging I/O transfers is an overhead for the procusor.
- 3 Not mitable for large data transfers, eg. files in Gbs.

Dinect Monony Access 2-

I/O - Memory with least invention in the procusor.


Programmed I/O Street Memory T/O Access TO Processors

DMA controller is a hardwired controller which chebbs direct data trensfer between Ilo device and memory.



In this ocenario,

- => by default procusor is bus mester.
- > 11 the DMA controller needs the bus control, it initiates a signal (DMA-RA)
- > After jetting DMA-ACK régnels procuses releases the control and DMAC becomes the bus master.



When procesor wants to read/write a block of data, it issues following information to the DMA module:

O head / Write?

D Address of I/o device involved.

B starting cocation in the memory.

O No. of words to be read/written.

Then the processor continues with other work or keep felle.

DMAC do its work at transferring data.

After completion sends here interrupt right.

Thus processor is involved only in teginning and end.






Figure 7.13 DMA and Interrupt Breakpoints during an Instruction Cycle

The processor will not be interrupted, it will only paux.

Introduction Page 2

DMA Configurations:





- 3 DMA contabler has stealed the cycle without the cycle without
- (9) well remain idle during this time.

B:- A DMA module is transferring one 8-bit character in one CPU cycle from a device to memory through cycle stealing at regular intervals. Consider a 2MHz procusor. If 0.5% processor cycles are used for DMA, the data transfer rate of the device is _____ bits per second.

Q:- A DMA module is transferring bytes to main memory from an external device at 76800 bps. The CPU am fach instructions at a reste of 2 million instructions

per second. Assume instruction size is 32 bits. How much will the processor be slowed down due to DMA activity?

In 1 bec — (PU
$$\rightarrow$$
 2M×32 bits
 $\triangle MA \rightarrow 76800$ bits
(Slow down = $\frac{76800}{69M} \times 100\%$