

Microprocessor Systems

Lab 5: Memory Interfacing

Nick Choi Samuel Deslandes

11/14/16

1 Introduction

The overall goal of this lab was to become familiar with configuring the 8051 to utilize external RAM chips. The lab is divided into three main sections.

In the first section of the lab, a C program was written to configure the 8051 to read and write to an external RAM chip when the memory address was within a certain threshold. The code writes 16 bytes of data to a section of the internal memory, reads the information within that section and writes it to the memory addresses of the external RAM. Any data written to addresses between 0x2000 and 0x27FF would be written to external memory; if the address exceeded 0x27FF, the program would output ‘DEL’ characters to indicate that the address is not usable. To ensure that the external RAM would only be used in the specified region, small logic circuits were implemented on the protoboard to enable/disable the external RAM depending on which address the program is trying to access.

In the second section of the lab, the C program from the first section was modified so that two external RAM chips could be read/written to. The additional RAM chip would be responsible for storing data written to addresses 0x2800 to 0x2FFF. The software performed the same functionality however an additional logic circuit needed to be implemented to control the second RAM chip based upon the desired memory address.

In the third section of the lab, the C program from the second section was further modified so that a third nibble RAM chip could be accessed by the 8051. The nibble chip would store 4 bit numbers from address 0x4000–0x43FF. The program would write 16 4-bit values from an array to the first 16 spaces on the chip, and additional glue logic was required to control this third RAM IC.

2 Methods

2.1 Software

The code for parts 1, 2 and 3 can be found in Appendix A, B and C respectively. All code was uploaded and run on the 8051 through the programming/debugging USB port.

2.1.1 Part 1

In the first section of the lab, a C program was written to write a value to address 0x1FF0, an on-board address space on the 8051. This address is then read and its value is written to all of the addresses on the Am9128: 0x2000–0x27FF. Each time a value was written, it was immediately read back and printed to the terminal to ensure the chip was performing properly and that the value read was the same as what was written. Address 0x2800, beyond the range of the 2k chip, was also written to with the expectation that no value would be read back.

In order to interface with the memory chips, the EMI0CF SFR must be configured such that ports 4–7 are used as data buses, address buses, or control signals for the chip, and that EMIF operates in split mode with bank select. This can be done by setting EMI0CF to 0x3B. The EMI0TC SFR is used for timing control for the chips. Since these are older

chips, the slowest setting is used by setting EMI0TC to 0xFF. Additionally, ports 4–7 were configured for push-pull operation using the PnMDOUT SFRs.

Pointers with the “_xdata” keyword were declared in order to access certain memory addresses. The program starts by initializing a pointer to address 0x1FF0 and writing the character ‘a’ to it. This address is then read and printed to the terminal in order to verify the character ‘a’ gets read back. The pointer is then changed to point to address 0x2000, and using a loop the value previously read is written to the pointer’s location; the pointer is incremented at the end of each iteration. As described above, the loop terminates at address 0x2800, at which point the dereferenced pointer cannot be read.

2.1.2 Part 2

The program for this part is similar to that of part 1, the main difference being the address range used is now 0x2800–0x2FFF. This program writes ‘0xAA’ to all of the addresses in this range, immediately reading them back and printing the result to the terminal. This process is then repeated using the value ‘0x55’. To ensure that all addresses are being updated accordingly, any addresses that do not read back the expected ‘0x55’ are added to an array. At the end of the program the contents of this array are printed to the terminal. If too many elements are written to the array, the contents will be displayed to the terminal and the array will be cleared to allow further data insertion.

2.1.3 Part 3

The program for this part is meant for interfacing with the Am91L14 1024x4 chip, starting at address 0x4000. First, an array is initialized with the values 0–15. Values will be written from this array to the memory on the Am91L14. This is accomplished using pointers and the same methods described in part 1.

2.1.4 Enhancement

An enhancement was made to the program described in part 1. This program queries the user for a starting address (within the range 0x1FF0–0x1FFF), and a 4-bit value used for writing to address spaces. Once the input has been parsed, the program writes the value to all of the additional external spaces, reading back the result to the terminal. This represented the range 0x2000–0x43FF, with the values in the range of 0x3000–0x3FFF reading back garbage data as none of the chips were enabled for these addresses.

In order to convert the user’s character inputs to hex values, the program first had to check whether the input was a digit. This was done using the built-in C function ‘isdigit()’. If the input was a digit, subtracting 48 (ASCII for ‘0’) would result in the appropriate value (0–9). If the input was not a digit, the program would then check that the input is in the range of letters used by the hexadecimal number system (‘A’–‘F’) and used a similar subtraction method to get the appropriate value. In the case of a capital letter input, 55 was subtracted (ASCII for ‘7’), and if the input was lowercase 87 was subtracted (ASCII for ‘W’).

Once the input was converted to its hex equivalent, a variable was used in order to form a 4 digit hex number. This variable was initialized to 0, and after each hex conversion, the

variable was multiplied by 16 then incremented by the converted value. This resulted in the correct 4 digit hex starting memory address.

2.2 Hardware

The hardware for this lab involved wiring two kinds of memory chips (Am9128 and Am91L14) to the 8051. A full schematic can be seen in the appendix below. All glue logic circuits were simulated in Logicworks to ensure proper functionality.

2.2.1 Part 1

The Am91L14 has 11 address lines which connected to all of port 6 for the lower byte of the address and pins 0–2 of port 5 for the higher byte of the address. The port 5 pins not connected to the chip were used in the glue logic for enabling the chip. The 8 data lines on the Am91L14 were connected to all of port 7, and pins P4.6 and P4.7 were used for the output enable and write enable pins on the chip, respectively.

In order for the chip to be enabled only withing the desired range (0x2000–0x27FF) a glue logic circuit representing the logic equation $\overline{a_{15}} \wedge \overline{a_{14}} \wedge a_{13} \wedge \overline{a_{12}} \wedge \overline{a_{11}}$ was constructed, where a_n represents the address bit n. This, and all other glue logic circuits were implemented using NAND gates and a hex inverter chip (7404).

2.2.2 Part 2

The hardware for this part involved wiring a second Am91L14, which would operate on the range of 0x2800–0x2FFF. The only wiring that changed from the previous part is the glue logic, which now represented the equation $\overline{a_{15}} \wedge \overline{a_{14}} \wedge a_{13} \wedge \overline{a_{12}} \wedge a_{11}$.

2.2.3 Part 3

For this part a 1024x4 memory chip (the Am91L14) needed to be integrated into the pre-existing logic circuit. As implied by its description this chip has only 10 address pins and 4 data pins. Although the unconnected address lines were used for glue logic, the superfluous data lines remained unused. This chip was meant to be enabled over the range 0x4000–0x43FF, which can be represented by the equation $\overline{a_{15}} \wedge \overline{a_{14}} \wedge \overline{a_{13}} \wedge a_{12} \wedge \overline{a_{11}} \wedge \overline{a_{10}}$.

3 Results

By completing the first section of the lab, a C program was developed that would configure the 8051 to write characters to an external RAM chip in a specific range memory addresses. By completing the second section of the lab, a C program was developed to write characters to two external RAM chips, extending the range of available memory addresses relative to the first section. After completing the third section of the lab, a C program was created to write data to a third RAM chip connected to the 8051. All sections of this lab also needed digital logic circuits to control when the RAM chips could be accessed by the 8051.

4 Conclusion

The end results of this lab matched with the general goals for this lab however there were two specific instances where the system did not perform as expected. In section one of the lab, the 8051 was unable to interface with the external RAM for a long period of time. The ultimate cause of this issue was that a defective RAM chip was replaced with another defective RAM chip which made the debugging process quite difficult because this issue was not initially considered when troubleshooting this lab.

In section two of the lab, an enhancement was added to the C program which created a user interface in the ANSI terminal. This interface would ask the user which memory address they wanted to write information to and allowed them to select any key to write to the address. If the address was invalid, the program would notify the user of this issue and would tell them to restart the program. In section three of the lab, the C program was having difficulties interfacing with the third nibble RAM chip. Ultimately, the cause of this issue was a nuance of using pointers with arrays in the software which prevented the program from writing to the third RAM chip.


If more time was given to complete this lab assignment, a fourth RAM chip could be added to the design so that the 8051 could interface with even more external memory addresses. This would require an additional logic circuit to be added to the lab's circuit. Another potential enhancement could be altering the glue logic for the RAM chips so that they would be valid for two sets of memory addresses rather than only one. This would further display the capabilities of the 8051 and would add more functionality to the overall system.

5 Appendices

5.1 Modified putget.h

```
//-----  
// putget.h  
//-----  
// Title:           Microcontroller Development: putchar() & getchar() functions.  
// Author:          Dan Burke  
// Date Created:    03.25.2006  
// Date Last Modified: 03.25.2006  
//  
// Description:     http://chaokhun.kmitl.ac.th/~kswichit/easy1/easy1\_3.html  
//  
//  
// Target:          C8051F120  
// Tool Chain:      KEIL C51  
//-----  
// putchar()  
//-----  
void putchar(char c)  
{  
    while(!TI0);  
    TI0=0;  
    SBUF0 = c;  
}  
//-----  
// getchar()
```

5.2 Lab Schematic



5.3 Part 1

5.3.1 Code

```
// Nick Choi and Samuel Deslandes
// Code for Part 1 of Lab 5
// This program writes a char to an internal xram memory space, reads back the value,
// then writes that value to external xram (on the protoboard) to addresses 0x2000–0x2800
//
// Includes
//
#include <c8051f120.h>
#include <stdio.h>
#include "putget.h"
//
// Global Constants
//
#define EXTCLK      22118400          // External oscillator frequency in Hz
#define SYSCLK      49766400          // Output of PLL derived from (EXTCLK * 9/4)
#define BAUDRATE    115200           // UART baud rate in bps
//
// Function Prototypes
//
void main(void);
void SYSCLK_INIT(void);
void PORT_INIT(void);
void UART0_INIT(void);
//
// MAIN Routine
//
void main(void)
{
    __xdata unsigned char *int_ram;
    __xdata unsigned char *ext_ram;
    unsigned int memAddr;
    unsigned char c;
    unsigned char i;

    WDTCN = 0xDE;                      // Disable the watchdog timer
    WDTCN = 0xAD;

    PORT_INIT();                       // Initialize the Crossbar and GPIO
    SYSCLK_INIT();                     // Initialize the oscillator
    UART0_INIT();                      // Initialize UART0

    SFRPAGE = UART0_PAGE;              // Direct output to UART0

    printf("\033[2J");                  // Erase screen & move cursor to home position
    printf("Test of the printf() function.\n\n\r");

    // Write 'a' to on-board ram at address 0x1FF0
    int_ram = (__xdata unsigned char *) (0x1FF0);
    *int_ram = 'a';
    c = *int_ram;
    // Read back from on-board ram and write to external ram
    for (memAddr = 0x2000; memAddr < 0x2800; memAddr++)
    {
        ext_ram = (__xdata unsigned char *) (memAddr);
        *ext_ram = c;

        for (i=0; i<100; i++);
        printf("Value on external xram: 0x%x\t0x%x\n\n\r", *ext_ram, memAddr);
    }
    while(1);
}
```

```

//
// SYSCLK_Init
//
//
// Initialize the system clock to use a 22.1184MHz crystal as its clock source
//
void SYSCLK_INIT(void)
{
    int i;
    char SFRPAGE_SAVE;

    SFRPAGE_SAVE = SFRPAGE;                // Save Current SFR page

    SFRPAGE = CONFIG_PAGE;
    OSCXCN = 0x67;                          // Start ext osc with 22.1184MHz crystal
    for(i=0; i < 256; i++);                // Wait for the oscillator to start up
    while(!(OSCXCN & 0x80));
    CLKSEL = 0x01;
    OSCICN = 0x00;

    SFRPAGE = CONFIG_PAGE;
    PLL0CN = 0x04;
    SFRPAGE = LEGACY_PAGE;
    FLSCL = 0x10;
    SFRPAGE = CONFIG_PAGE;
    PLL0CN |= 0x01;
    PLL0DIV = 0x04;
    PLL0FLT = 0x01;
    PLL0MUL = 0x09;
    for(i=0; i < 256; i++);
    PLL0CN |= 0x02;
    while(!(PLL0CN & 0x10));
    CLKSEL = 0x02;

    SFRPAGE = SFRPAGE_SAVE;                // Restore SFR page
}

//
// PORT_Init
//
//
// Configure the Crossbar and GPIO ports
//
void PORT_INIT(void)
{
    char SFRPAGE_SAVE = SFRPAGE; // Save Current SFR page

    SFRPAGE = CONFIG_PAGE;
    XBR0 = 0x04;                          // Enable UART0
    XBR1 = 0x00;
    XBR2 = 0x40;                          // Enable Crossbar and weak pull-up
    P0MDOUT |= 0x01;                      // Set TX0 pin to push-pull
    P4MDOUT = 0xFF;                      // Output configuration for P4 all pushpull
    P5MDOUT = 0xFF;                      // Output configuration for P5 pushpull EM addr
    P6MDOUT = 0xFF;                      // Output configuration for P6 pushpull EM addr
    P7MDOUT = 0xFF;                      // Output configuration for P7 pushpull EM data

    // EMI_Init, split mode with banking
    SFRPAGE = EMI0_PAGE;
    EMI0CF = 0x3b;
    EMI0TC = 0xFF;

    SFRPAGE = SFRPAGE_SAVE;                // Restore SFR page
}

```

```

// UART0_Init
//
// Configure the UART0 using Timer1, for <baudrate> and 8-N-1
//
void UART0_INIT(void)
{
    char SFRPAGE_SAVE;

    SFRPAGE_SAVE = SFRPAGE;          // Save Current SFR page

    SFRPAGE = TIMER01_PAGE;
    TMOD  &= ~0xF0;
    TMOD  |= 0x20;                    // Timer1, Mode 2, 8-bit reload
    TH1   = -(SYSCLK/BAUDRATE/16);    // Set Timer1 reload baudrate value T1 Hi Byte
    CKCON |= 0x10;                    // Timer1 uses SYSCLK as time base
    TL1   = TH1;
    TR1   = 1;                        // Start Timer1

    SFRPAGE = UART0_PAGE;
    SCON0  = 0x50;                    // Mode 1, 8-bit UART, enable RX
    SSTA0  = 0x10;                    // SMOD0 = 1
    TI0    = 1;                       // Indicate TX0 ready

    SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
}

```

5.4 Part 2

5.4.1 Code

```

// Nick Choi and Samuel Deslandes
// Code for Part 2 of Lab 5
// This program first writes 0xAA to external memory addresses 0x2800-0x2FFF,
// then overwrites these addresses with 0x55. Any addresses that do not read back 0x55
// are added to an array which is printed at the end of the program.
//
// Includes
//
#include <c8051f120.h>
#include <stdio.h>
#include "putget.h"
//
// Global Constants
//
#define EXTCLK      22118400          // External oscillator frequency in Hz
#define SYSCLK      49766400          // Output of PLL derived from (EXTCLK * 9/4)
#define BAUDRATE    115200           // UART baud rate in bps
//
// Function Prototypes
//
void main(void);
void SYSCLK_INIT(void);
void PORT_INIT(void);
void UART0_INIT(void);
//
// MAIN Routine
//
void main(void)
{
    __xdata unsigned int *error_ptr;
    __xdata unsigned char *ext_ram;
    unsigned static int __xdata count[512];
    unsigned int size = 0;
    unsigned int memAddr;
}

```

```

unsigned char c;
unsigned char i;

WDICN = 0xDE;           // Disable the watchdog timer
WDICN = 0xAD;

PORT_INIT();           // Initialize the Crossbar and GPIO
SYSCLK_INIT();         // Initialize the oscillator
UART0_INIT();          // Initialize UART0

SFRPAGE = UART0_PAGE;  // Direct output to UART0

printf("\033[2J");      // Erase screen & move cursor to home position
printf("Test of the printf() function.\n\n\r");

c = 0xAA;
for(memAddr = 0x2800; memAddr < 0x3000; memAddr++)
{
    ext_ram = (_xdata unsigned char *)(memAddr);
    *ext_ram = c;

    for(i=0;i<100;i++);
    printf("Value on external xram: 0x%x\t0x%4x\n\n\r",*ext_ram,memAddr); // read back
    value
}
error_ptr = count;
c = 0x55;
for(memAddr = 0x2800; memAddr < 0x3000; memAddr++)
{
    ext_ram = (_xdata unsigned char *)(memAddr);
    *ext_ram = c;

    for(i=0;i<100;i++);
    printf("Value on external xram: 0x%x\t0x%4x\n\n\r",*ext_ram,memAddr); // read back
    value
    if(*ext_ram != 0x55){ // if expected value is not read back add faulty address
        to array
        *error_ptr = memAddr;
        error_ptr += 1;
        size += 1;
    }
    if(size == 512){ // if error array is full empty contents to terminal
        for(size;size!=0;size--){
            prtnf("0x%4x\n\r",count[size-1]);
            error_ptr = count;
        }
    }
}

for(size;size!=0;size--){ // print error array
    printf(prtnf("0x%4x\n\r",count[size-1]));
}
while(1);
}

//-----
// SYSCLK_Init
//-----
//
// Initialize the system clock to use a 22.1184MHz crystal as its clock source
//
void SYSCLK_INIT(void)
{
    int i;
    char SFRPAGE_SAVE;

    SFRPAGE_SAVE = SFRPAGE; // Save Current SFR page

```

```

    SFRPAGE = CONFIG_PAGE;
    OSCXCN = 0x67;                // Start ext osc with 22.1184MHz crystal
    for(i=0; i < 256; i++);       // Wait for the oscillator to start up
    while(!(OSCXCN & 0x80));
    CLKSEL = 0x01;
    OSCICN = 0x00;

    SFRPAGE = CONFIG_PAGE;
    PLL0CN = 0x04;
    SFRPAGE = LEGACY_PAGE;
    FLSCL = 0x10;
    SFRPAGE = CONFIG_PAGE;
    PLL0CN |= 0x01;
    PLL0DIV = 0x04;
    PLL0FLT = 0x01;
    PLL0MUL = 0x09;
    for(i=0; i < 256; i++);
    PLL0CN |= 0x02;
    while(!(PLL0CN & 0x10));
    CLKSEL = 0x02;

    SFRPAGE = SFRPAGE_SAVE;       // Restore SFR page
}

//-----
// PORT_Init
//-----
//
// Configure the Crossbar and GPIO ports
//
void PORT_INIT(void)
{
    char SFRPAGE_SAVE = SFRPAGE;  // Save Current SFR page

    SFRPAGE = CONFIG_PAGE;
    XBR0 = 0x04;                  // Enable UART0
    XBR1 = 0x00;
    XBR2 = 0x40;                  // Enable Crossbar and weak pull-up
    P0MDOUT |= 0x01;              // Set TX0 pin to push-pull
    P4MDOUT = 0xFF;               // Output configuration for P4 all pushpull
    P5MDOUT = 0xFF;               // Output configuration for P5 pushpull EM addr
    P6MDOUT = 0xFF;               // Output configuration for P6 pushpull EM addr
    P7MDOUT = 0xFF;               // Output configuration for P7 pushpull EM data

    // EMI_Init, split mode with banking
    SFRPAGE = EMI0_PAGE;
    EMI0CF = 0x3b;
    EMI0TC = 0xFF;

    SFRPAGE = SFRPAGE_SAVE;       // Restore SFR page
}

//-----
// UART0_Init
//-----
//
// Configure the UART0 using Timer1, for <baudrate> and 8-N-1
//
void UART0_INIT(void)
{
    char SFRPAGE_SAVE;

    SFRPAGE_SAVE = SFRPAGE;       // Save Current SFR page

    SFRPAGE = TIMER01_PAGE;
    TMOD  &= ~0xF0;
    TMOD  |= 0x20;                // Timer1, Mode 2, 8-bit reload

```

```

    TH1      = -(SYSCLK/BAUDRATE/16);    // Set Timer1 reload baudrate value T1 Hi Byte
    CKCON    |= 0x10;                    // Timer1 uses SYSCLK as time base
    TL1      = TH1;
    TR1      = 1;                        // Start Timer1

    SFRPAGE = UART0_PAGE;
    SCON0     = 0x50;                    // Mode 1, 8-bit UART, enable RX
    SSTA0     = 0x10;                    // SMOD0 = 1
    TI0       = 1;                        // Indicate TX0 ready

    SFRPAGE = SFRPAGE_SAVE;              // Restore SFR page
}

```

5.5 Part 3

5.5.1 Code

```

// Nick Choi and Samuel Deslandes
// Code for Part 3 of Lab 5
// This program writes 16 4-bit values from an array to the first 16 spaces on a nibble chip
// This chip starts at address 0x4000
//
// Includes
//
#include <c8051f120.h>
#include <stdio.h>
#include "putget.h"
//
// Global Constants
//
#define EXTCLK      22118400             // External oscillator frequency in Hz
#define SYSCLK      49766400            // Output of PLL derived from (EXTCLK * 9/4)
#define BAUDRATE    115200              // UART baud rate in bps
//
// Function Prototypes
//
void main(void);
void SYSCLK_INIT(void);
void PORT_INIT(void);
void UART0_INIT(void);
//
// MAIN Routine
//
void main(void)
{
    __xdata unsigned char *ext_ram;
    unsigned int memAddr;
    unsigned char c;
    unsigned char a[16];
    unsigned char i;

    WDTCN = 0xDE;                        // Disable the watchdog timer
    WDTCN = 0xAD;

    PORT_INIT();                         // Initialize the Crossbar and GPIO
    SYSCLK_INIT();                       // Initialize the oscillator
    UART0_INIT();                        // Initialize UART0

    SFRPAGE = UART0_PAGE;                // Direct output to UART0

    printf("\033[2J");                    // Erase screen & move cursor to home position
    printf("Test of the printf() function.\n\n\r");

    for(i=0; i<16; i++){                  // Initialize array with 0-15

```

```

    a[i] = i;
}

for(i=0, memAddr = 0x4000; i<16; i++,memAddr++)    // Write contents of array to 16
    addresses starting at 0x4000
    {
        ext_ram = (_xdata unsigned char*)(memAddr);
        c = a[i];
        *ext_ram = c;

        for(c=0;c<100;c++);
        printf(" Value on external xram: 0x%x\t0x%x\n\r",*ext_ram,memAddr);    // read back
        value
    }
while(1);
}

//-----
// SYSCLK_Init
//-----
//
// Initialize the system clock to use a 22.1184MHz crystal as its clock source
//
void SYSCLK_INIT(void)
{
    int i;
    char SFRPAGE_SAVE;

    SFRPAGE_SAVE = SFRPAGE;    // Save Current SFR page

    SFRPAGE = CONFIG_PAGE;
    OSCXCN = 0x67;    // Start ext osc with 22.1184MHz crystal
    for(i=0; i < 256; i++);    // Wait for the oscillator to start up
    while(!(OSCXCN & 0x80));
    CLKSEL = 0x01;
    OSCICN = 0x00;

    SFRPAGE = CONFIG_PAGE;
    PLL0CN = 0x04;
    SFRPAGE = LEGACY_PAGE;
    FLSCN = 0x10;
    SFRPAGE = CONFIG_PAGE;
    PLL0CN |= 0x01;
    PLL0DIV = 0x04;
    PLL0FLT = 0x01;
    PLL0MUL = 0x09;
    for(i=0; i < 256; i++);
    PLL0CN |= 0x02;
    while(!(PLL0CN & 0x10));
    CLKSEL = 0x02;

    SFRPAGE = SFRPAGE_SAVE;    // Restore SFR page
}

//-----
// PORT_Init
//-----
//
// Configure the Crossbar and GPIO ports
//
void PORT_INIT(void)
{
    char SFRPAGE_SAVE = SFRPAGE;    // Save Current SFR page

    SFRPAGE = CONFIG_PAGE;
    XBR0 = 0x04;    // Enable UART0

```

```

XBR1 = 0x00;
XBR2 = 0x40;          // Enable Crossbar and weak pull-up
P0MDOUT |= 0x01;      // Set TX0 pin to push-pull
P4MDOUT = 0xFF;       // Output configuration for P4 all pushpull
P5MDOUT = 0xFF;       // Output configuration for P5 pushpull EM addr
P6MDOUT = 0xFF;       // Output configuration for P6 pushpull EM addr
P7MDOUT = 0xFF;       // Output configuration for P7 pushpull EM data

// EMI_Init, split mode with banking
SFRPAGE = EMI0_PAGE;
EMI0CF = 0x3b;
EMI0TC = 0xFF;

SFRPAGE = SFRPAGE_SAVE;    // Restore SFR page
}

//-----
// UART0_Init
//-----
//
// Configure the UART0 using Timer1, for <baudrate> and 8-N-1
//
void UART0_INIT(void)
{
    char SFRPAGE_SAVE;

    SFRPAGE_SAVE = SFRPAGE;          // Save Current SFR page

    SFRPAGE = TIMER01_PAGE;
    TMOD  &= ~0xF0;
    TMOD  |= 0x20;                   // Timer1, Mode 2, 8-bit reload
    TH1   = -(SYSCLK/BAUDRATE/16);   // Set Timer1 reload baudrate value T1 Hi Byte
    CKCON |= 0x10;                   // Timer1 uses SYSCLK as time base
    TL1   = TH1;
    TR1   = 1;                       // Start Timer1

    SFRPAGE = UART0_PAGE;
    SCON0  = 0x50;                   // Mode 1, 8-bit UART, enable RX
    SSTA0  = 0x10;                   // SMOD0 = 1
    TI0    = 1;                       // Indicate TX0 ready

    SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
}

```

5.6 Enhancement

5.6.1 Code

```

// Nick Choi and Samuel Deslandes
// Code for Lab 5 enhancement
// This program is an extension of the code for part 1. It allows the user to select
// an internal space to initially write to as well as input a value to be written. Rather
// than
// just writing to addressed 0x2000-0x27FF as was done in part 1, this program writes to all
// 3 chips.
// (0x2000 - 0x43FF). Since there are no chips assigned to values 0x3000-0x3FFF, no values
// will be read
// back within this range.
//-----
// Includes
//-----
#include <c8051f120.h>
#include <stdio.h>
#include <ctype.h>
#include "putget.h"
//-----
// Global Constants

```

```

//-----
#define EXTCLK      22118400          // External oscillator frequency in Hz
#define SYSCLK      49766400          // Output of PLL derived from (EXTCLK * 9/4)
#define BAUDRATE    115200           // UART baud rate in bps
//-----

// Function Prototypes
//-----
void main(void);
void SYSCLK_INIT(void);
void PORT_INIT(void);
void UART0_INIT(void);
//-----

// MAIN Routine
//-----
void main(void)
{
    __xdata unsigned char *int_ram;
    __xdata unsigned char *ext_ram;
    unsigned int memAddr;
    unsigned char c,r;
    unsigned char i;
    unsigned long wait;

    WDICN = 0xDE;                      // Disable the watchdog timer
    WDICN = 0xAD;

    PORT_INIT();                      // Initialize the Crossbar and GPIO
    SYSCLK_INIT();                    // Initialize the oscillator
    UART0_INIT();                     // Initialize UART0

    SFRPAGE = UART0_PAGE;             // Direct output to UART0

    printf("\033[2J");                 // Erase screen & move cursor to home position
    printf("Test of the printf() function.\n\n\r");

    while(1){
        // Get user input and convert to 4 digit hex value
        printf("Enter a memory address (1FF0 - 1FFF) and a hex value (0-f) to input\n\r0x");
        memAddr = 0;
        for (i=0;i<4;i++){
            c = getchar();
            putchar(c);
            if (isdigit(c)){
                memAddr = memAddr*16 + (c-'0');
            }
            else if (c < 'g' && c > ','){
                memAddr = memAddr*16 + (c-'W');
            }
            else if (c < 'G' && c > '@'){
                memAddr = memAddr*16 + (c-'7');
            }
            else{
                printf("\n\rBad input. Restart program.");
                while(1);
            }
        }
        printf(", 0x");
        // Get 4bit value from user
        c = getchar();
        putchar(c);
        if (isdigit(c)){
            c = (c-'0');
        }
        else if (c < 'g' && c > ','){
            c = (c-'W');
        }
    }
}

```

```

    }
    else if(c < 'G' && c > '@'){
        c= (c-'7');
    }
    else{
        printf("\n\rBad input. Restart program.");
        while(1);
    }

    int_ram = (__xdata unsigned char *) (memAddr);
    *int_ram = c;
    r = *int_ram;

    printf("\n\rValue '0x%x' written to memory address 0x%x.\n\r", *int_ram, memAddr);
    printf("Press a key to write '0x%x' to all external memory...\n\r", *int_ram);
    getchar();

    // Write value to all memory addresses (0x2000-0x4400)
    for(memAddr = 0x2000; memAddr < 0x4400; memAddr++)
    {

        ext_ram = (__xdata unsigned char *) (memAddr);
        *ext_ram = r;

        for(i=0; i<100; i++);
        printf("Value at address 0x%x: 0x%x\n\r", memAddr, *ext_ram);
    }

    while(1);
}
}

```

```

//-----
// SYSCLK_Init
//-----
//
// Initialize the system clock to use a 22.1184MHz crystal as its clock source
//
void SYSCLK_INIT(void)
{
    int i;
    char SFRPAGE_SAVE;

    SFRPAGE_SAVE = SFRPAGE;                // Save Current SFR page

    SFRPAGE = CONFIG_PAGE;
    OSCXCN = 0x67;                          // Start ext osc with 22.1184MHz crystal
    for(i=0; i < 256; i++);                 // Wait for the oscillator to start up
    while(!(OSCXCN & 0x80));
    CLKSEL = 0x01;
    OSCICN = 0x00;

    SFRPAGE = CONFIG_PAGE;
    PLL0CN = 0x04;
    SFRPAGE = LEGACY_PAGE;
    FLSCL = 0x10;
    SFRPAGE = CONFIG_PAGE;
    PLL0CN |= 0x01;
    PLL0DIV = 0x04;
    PLL0FLT = 0x01;
    PLL0MUL = 0x09;
    for(i=0; i < 256; i++);
    PLL0CN |= 0x02;
    while(!(PLL0CN & 0x10));
    CLKSEL = 0x02;

    SFRPAGE = SFRPAGE_SAVE;                // Restore SFR page
}

```



```

}

//-----
// PORT_Init
//-----
//
// Configure the Crossbar and GPIO ports
//
void PORT_INIT(void)
{
    char SFRPAGE_SAVE = SFRPAGE;    // Save Current SFR page

    SFRPAGE = CONFIG_PAGE;
    XBR0 = 0x04;                      // Enable UART0
    XBR1 = 0x00;
    XBR2 = 0x40;                      // Enable Crossbar and weak pull-up
    P0MDOUT |= 0x01;                  // Set TX0 pin to push-pull
    P4MDOUT = 0xFF;                   // Output configuration for P4 all pushpull
    P5MDOUT = 0xFF;                   // Output configuration for P5 pushpull EM addr
    P6MDOUT = 0xFF;                   // Output configuration for P6 pushpull EM addr
    P7MDOUT = 0xFF;                   // Output configuration for P7 pushpull EM data

    // EMI_Init, split mode with banking
    SFRPAGE = EMI0_PAGE;
    EMI0CF = 0x3b;
    EMI0TC = 0xFF;

    SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
}

//-----
// UART0_Init
//-----
//
// Configure the UART0 using Timer1, for <baudrate> and 8-N-1
//
void UART0_INIT(void)
{
    char SFRPAGE_SAVE;

    SFRPAGE_SAVE = SFRPAGE;          // Save Current SFR page

    SFRPAGE = TIMER01_PAGE;
    TMOD  &= ~0xF0;
    TMOD  |= 0x20;                    // Timer1, Mode 2, 8-bit reload
    TH1   = -(SYSCLK/BAUDRATE/16);    // Set Timer1 reload baudrate value T1 Hi Byte
    CKCON |= 0x10;                    // Timer1 uses SYSCLK as time base
    TL1   = TH1;
    TR1   = 1;                        // Start Timer1

    SFRPAGE = UART0_PAGE;
    SCON0  = 0x50;                    // Mode 1, 8-bit UART, enable RX
    SSTA0  = 0x10;                    // SMOD0 = 1
    TI0    = 1;                       // Indicate TX0 ready

    SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
}

```

6 References

“MPS Lab 5,” in RPI ECSE Department, 2016. [Online]. Available: http://www.rpi.edu/dept/ecse/mps/MPS_Lab_Ex5-Memory.pdf. Accessed: Nov. 13, 2016.

“C8051 Manual,” in RPI ECSE Department, 1.4 ed., 2005. [Online]. Available: <https://>

www.ecse.rpi.edu/courses/CStudio/Silabs/C8051F12x-13x.pdf. Accessed: Nov. 13, 2016.