## NOTE:

some of the instructions differ from some of the knowledge I find online, for example the sub instruction. SUB ra, rb, refers to rb = rb - ra, however the question says its rb = ra-rb. I have went with the assignment descriptions.

## Question 2 - Instruction Set 2 - x295+

## B. Compiling and assembling a C program using our x295+ instruction set

Table 1

C program (The C code below cannot be modified – it must stay as it is stated below)	x295+ assembly program	x295+ machine code program
z = (x + y) * (x - y);	LOAD Src1, r0	1010 000 XXX XXXXXX
		0000 <b><src1 12="" bits=""></src1></b>
	LOAD Src2, r1	
		1010 001 XXX XXXXXX
	ADD r0, r1, r2	0000 <b><src2 12="" bits=""></src2></b>
	SUB r0, r1, r3	0001 010 000 001 xxx
	MUL r2, r3, r4	0010 011 000 001 XXX
	STORE r4, Dest	0011 100 010 011 XXX
		1011 XXX 100 XXXXXX
		0000 <b><dest 12="" bits=""></dest></b>

## C. Evaluating our x295+ instruction set using Memory Traffic criteria

Table 2

x295+ program  (1 assembly instruction/ machine code instruction per row)	Fetch  (number of memory accesses of word size) + Explain how you obtain your count	Decode/Execute  (number of memory accesses of word size) + Explain how you obtain your count
Assembly instruction: LOAD Src1, r0  Machine code instruction: 1010 000 XXX XXXXXX 0000 <src1 12="" bits=""></src1>	Count: 2  Explanation:  The instruction 32 bit long, which is twice the size of the word.	Count: 1  Explanation:  Src1 is the only memory access
Assembly instruction: LOAD Src2, r1  Machine code instruction: 1010 001 XXX XXXXXX 0000 <src2 12="" bits=""></src2>	Count: 2  Explanation:  The instruction 32 bit long, which is twice the size of the word.	Count: 1  Explanation:  Src2 is the only memory access
Assembly instruction: ADD r0, r1, r2  Machine code instruction: 0001 010 000 001 XXX	Count: 1  Explanation:  The instruction is 16 bit long, which is 1 word size, thus only 1 memory access needed.	Count: 0 Explanation: No memory access

Assembly instruction: SUB r0, r1, r3	Count: 1	Count: 0
30610,11,13	Explanation:	Explanation:
Machine code instruction: 0010 011 000 001 XXX	The instruction is 16 bit long, which is 1 word size, thus only 1 memory access needed.	No memory access
Assembly instruction:	Count: 1	Count: 0
MUL r2, r3, r4	Explanation:	Explanation:
Machine code instruction:	The instruction is 16 bit long, which is 1 word size, thus	No memory access
0011 100 010 011 XXX	only 1 memory access needed.	
Assembly instruction:	Count: 2	Count: 1
STORE r4, Dest	Explanation:	Explanation:
Machine code instruction:	The instruction is 16 bit long, which is 1 word size, thus	Dest is the only memory access
1011 XXX 100 XXXXXX	only 1 memory access	466633
0000 <b><dest 12="" bits=""></dest></b>	needed.	
Grand Total: 12	Total: 9	Total: 3

Once completed, submit it on Crowdmark as your answer to Question 2.