# IS61WV20488ALL IS61/64WV20488BLL



# 2M x 8 HIGH-SPEED CMOS STATIC RAM

June 2014

#### **FEATURES**

- High-speed access times: 8, 10, 20 ns
- High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single power supply
  - VDD 1.65V to 2.2V (IS61WV20488ALL)
    speed = 20ns for Vcc = 1.65V to 2.2V
  - V<sub>DD</sub> 2.4V to 3.6V (IS61/64WV20488BLL) speed = 10ns for Vcc = 2.4V to 3.6V speed = 8ns for Vcc =  $3.3V \pm 5\%$
- Packages available:
  - 48-ball miniBGA (9mm x 11mm)
  - 44-pin TSOP (Type II)
- Industrial and Automotive Temperature Support
- Lead-free available

### **DESCRIPTION**


The *ISSI* IS61WV20488ALL/BLL and IS64WV20488BLL are very high-speed, low power, 2M-word by 8-bit CMOS static RAM. The IS61WV20488ALL/BLL and IS64WV20488BLL are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{\text{CE}}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

The IS61WV20488ALL/BLL and IS64WV20488BLL operate from a single power supply and all inputs are TTL-compatible.

The IS61WV20488ALL/BLL and IS64WV20488BLL are available in 48 ball mini BGA and 44-pin TSOP (Type II) packages.

## **FUNCTIONAL BLOCK DIAGRAM**



Copyright © 2014 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.


Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances




## **PIN CONFIGURATION**

## 48-pin Mini BGA (M ) (9mm x 11mm)



# 44-pin TSOP (Type II)



## PIN DESCRIPTIONS

A0-A20	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/0	7 Data Input / Output
VDD	Power
GND	Ground
NC	No Connection



## **TRUTH TABLE**

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	Icc
Read	Н	L	L	<b>D</b> оит	Icc
Write	L	L	Х	Din	Icc

## ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	$-0.5$ to $V_{DD} + 0.5$	V
VDD	VDD Relates to GND	-0.3 to 4.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

#### Notes:

## CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	6	pF	
C <sub>I/O</sub>	Input/Output Capacitance	VOUT = $0V$	8	pF	

<sup>1.</sup> Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>2.</sup> Test conditions:  $TA = 25^{\circ}C$ , f = 1 MHz, VDD = 3.3V.



OPERATING RANGE (VDD) (IS61WV20488ALL)

Range	Ambient Temperature	V <sub>DD</sub> (20 ns)	
Commercial	0°C to +70°C	1.65V-2.2V	
Industrial	–40°C to +85°C	1.65V-2.2V	
Automotive	-40°C to +125°C	1.65V-2.2V	

OPERATING RANGE (VDD) (IS61WV20488BLL)(1)

Range	Ambient Temperature	Vdd (8 ns)	VDD (10 ns)	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	-40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

#### Note:

**OPERATING RANGE (VDD) (IS64WV20488BLL)** 

Range	Ambient Temperature	V <sub>DD</sub> (10 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	

<sup>1.</sup> When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of  $3.3V \pm 5\%$ , the device meets 8ns.



## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

## $V_{DD} = 3.3V \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., IOH = -4.0 mA$	2.4	_	V
VoL	Output LOW Voltage	$V_{DD} = Min., IoL = 8.0 mA$	_	0.4	V
VIH	Input HIGH Voltage		2	V <sub>DD</sub> + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μA
ILO	Output Leakage	GND $\leq$ Vout $\leq$ Vdd, Outputs Disabled	-1	1	μA

#### Note:

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

## $V_{DD} = 2.4V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	$V_{DD} + 0.3$	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
lu	Input Leakage	$GND \leq V_IN \leq V_DD$	-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vdd, Outputs Disabled	-1	1	μA

#### Note:

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 1.65V-2.2V$

Symbol	Parameter	Test Conditions V	DD Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA 1.65-	-2.2V 1.4	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA 1.65	-2.2V —	0.2	V
VIH	Input HIGH Voltage	1.65-	-2.2V 1.4	V <sub>DD</sub> + 0.2	V
$V_{IL^{(1)}}$	Input LOW Voltage	1.65-	-2.2V –0.2	0.4	V
lu	Input Leakage	$GND \leq V IN \leq V DD$	-1	1	μΑ
ILO	Output Leakage	$GND \leq Vout \leq Vdd$ , Outputs	Disabled -1	1	μΑ

#### Note

V<sub>IL</sub> (min.) = -0.3V DC; V<sub>IL</sub> (min.) = -2.0V AC (pulse width 2.0 ns). Not 100% tested.
 V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width 2.0 ns). Not 100% tested.

<sup>1.</sup> V<sub>IL</sub> (min.) = −0.3V DC; V<sub>IL</sub> (min.) = −2.0V AC (pulse width 2.0 ns). Not 100% tested. V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width 2.0 ns). Not 100% tested.

<sup>1.</sup>  $V_{IL}$  (min.) = -0.3V DC;  $V_{IL}$  (min.) = -2.0V AC (pulse width 2.0 ns). Not 100% tested.  $V_{IH}$  (max.) =  $V_{DD}$  + 0.3V DC;  $V_{IH}$  (max.) =  $V_{DD}$  + 2.0V AC (pulse width 2.0 ns). Not 100% tested.



# **ACTEST CONDITIONS (HIGH SPEED)**

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)
Input Pulse Level	0.4V to VDD-0.3V	0.4V to VDD-0.3V	0.4V to VDD-0.2V
Input Rise and Fall Times	1.5ns	1.5ns	1.5ns
Input and Output Timing and Reference Level (VRef)	V <sub>DD</sub> /2	VDD/2 + 0.05	V <sub>DD</sub> /2
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2

# **ACTEST LOADS**




Figure 1.




Figure 2.



# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

					8	-10	-2	20	
Symbol	Parameter	<b>Test Conditions</b>		Min.	Max.	Min. Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	V <sub>DD</sub> = Max.,	Com.	_	120	<b>—</b> 95		90	mA
	Supply Current	IOUT = 0  mA, f = fMAX	Ind.	_	125	<b>—</b> 100	_	100	
			Auto.	_	_	<del> 140</del>	_	140	
			typ.(2)			60			
lcc1	Operating	V <sub>DD</sub> = Max.,	Com.	_	35	<del>-</del> 30		30	mA
	Supply Current	IOUT = 0  mA, f = 0	Ind.	_	35	<del>-</del> 40	_	40	
			Auto.	_	_	— 60	_	70	
ISB1	TTL Standby Current	V <sub>DD</sub> = Max.,	Com.	_	30	— 30	_	30	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	35	<del>-</del> 35	_	35	
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	_	<del>-</del> 70	_	70	
ISB2	CMOS Standby	V <sub>DD</sub> = Max.,	Com.	_	20	— 20	_	15	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	25	<b>—</b> 25	_	20	
		$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$ , or	Auto.	_	_	<del>-</del> 70	_	70	
		$V_{IN} \leq~0.2V,f=0$	typ.(2)			4			

<sup>1.</sup> At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

<sup>2.</sup> Typical values are measured at VDD = 3.0V,  $TA = 25^{\circ}C$  and not 100% tested.

# IS61WV20488ALL, IS61/64WV20488BLL



# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-	8	-1	0		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
<b>t</b> RC	Read Cycle Time	8	_	10	_	ns	
taa	Address Access Time	_	8	_	10	ns	
tона	Output Hold Time	2	_	2	_	ns	
tace	CE Access Time	_	8	_	10	ns	
tdoe	OE Access Time	_	5.5	_	6.5	ns	
thzoe(2)	OE to High-Z Output	_	3	_	4	ns	
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	ns	
thzce(2	CE to High-Z Output	0	3	0	4	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns	
tpu	Power Up Time	0	_	0	_	ns	
<b>t</b> PD	Power Down Time	_	8	_	10	ns	

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



## READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-20 r	ns		
Symbol	Parameter	Min.	Max.	Unit	
trc	Read Cycle Time	20	_	ns	
<b>t</b> AA	Address Access Time	_	20	ns	
toha	Output Hold Time	2.5	_	ns	
<b>t</b> ACE	CE Access Time	_	20	ns	
<b>t</b> doe	OE Access Time	_	8	ns	
thzoe(2)	OE to High-Z Output	0	8	ns	
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	ns	
thzce(2	CE to High-Z Output	0	8	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	ns	
<b>t</b> PU	Power Up Time	0	_	ns	
<b>t</b> PD	Power Down Time	_	20	ns	


<sup>1.</sup> Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


<sup>3.</sup> Not 100% tested.



# AC WAVEFORMS READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ )



# READ CYCLE NO. 2<sup>(1,3)</sup> ( $\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



- 1.  $\overline{\text{WE}}$  is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\text{CE}}$  LOW transitions.



# WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-{	3	-10	
Symbol	Parameter	Min.	Max.	Min. Max.	Unit
twc	Write Cycle Time	8	_	10 —	ns
tsce	CE to Write End	6.5	_	8 —	ns
taw	Address Setup Time to Write End	6.5	_	8 —	ns
tha	Address Hold from Write End	0	_	0 —	ns
<b>t</b> sa	Address Setup Time	0	_	0 —	ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	6.5	_	8 —	ns
tpwE2	$\overline{\text{WE}}$ Pulse Width $(\overline{\text{OE}} = \text{LOW})$	8.0	_	10 —	ns
tsp	Data Setup to Write End	5	_	6 —	ns
<b>t</b> HD	Data Hold from Write End	0	_	0 —	ns
tHZWE <sup>(2)</sup>	WE LOW to High-Z Output	_	3.5	<del>-</del> 5	ns
tLzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2 —	ns

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

<sup>3.</sup> The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



# WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		-20 ns		
Symbol	Parameter	Min.	Max.	Unit
twc	Write Cycle Time	20	_	ns
tsce	CE to Write End	12	_	ns
taw	Address Setup Time to Write End	12	_	ns
tha	Address Hold from Write End	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	ns
tpwE1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	12	_	ns
tpwE2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	17	_	ns
tsp	Data Setup to Write End	9	_	ns
thd	Data Hold from Write End	0	_	ns
thzwe <sup>(3)</sup>	WE LOW to High-Z Output	_	9	ns
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	3	_	ns


<sup>1.</sup> Test conditions assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to  $V_{DD}$ -0.3V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

<sup>3.</sup> The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.




# AC WAVEFORMS WRITE CYCLE NO. $1^{(1,2)}$ ( $\overline{\text{CE}}$ Controlled, $\overline{\text{OE}}$ = HIGH or LOW)





## **AC WAVEFORMS**

WRITE CYCLE NO. 2<sup>(1,2)</sup> (WE Controlled: OE is HIGH During Write Cycle)




- 1. The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if  $\overline{OE} > V_{IH}$ .



## **AC WAVEFORMS**

WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)



# IS61WV20488ALL, IS61/64WV20488BLL




# **DATA RETENTION SWITCHING CHARACTERISTICS**

Symbol	Parameter	Test Condition		Min.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	3.6	V
ldr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Ind. Auto. typ. <sup>(1)</sup>	_	25 60 3	mA
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	ns

#### Note:

# DATA RETENTION WAVEFORM (CE Controlled)



<sup>1.</sup> Typical values are measured at  $V_{DD} = 3.0V$ ,  $T_A = 25$ °C and not 100% tested.



## **ORDERING INFORMATION**

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV20488BLL-10MI	48 mini BGA (9mm x 11mm)
	IS61WV20488BLL-10MLI	48 mini BGA (9mm x 11mm), Lead-free
	IS61WV20488BLL-10TI	TSOP (Type II)
	IS61WV20488BLL-10TLI	TSOP (Type II), Lead-free

#### Note:

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV20488ALL-20MI	48 mini BGA (9mm x 11mm)
	IS61WV20488ALL-20TI	TSOP (Type II)

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV20488BLL-10MA3	48 mini BGA (9mm x 11mm)
	IS64WV20488BLL-10MLA3	48 mini BGA (9mm x 11mm), Lead-free
	IS64WV20488BLL-10CTLA3	TSOP (Type II), Copper Leadframe, Leadfree
	IS64WV20488BLL-10CTA3	TSOP (Type II), Copper Leadframe

<sup>1.</sup> Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V to 3.3V.



