

Technical Report

SADRA:
A Sound Capability-based Access-Control
System for Disaggregated-Resource
Architectures

Contents

1	Introduction	5
2	Background	8
2.1	Capability-Object Model	8
2.2	Assumption-Commitment Method	8
2.3	Memory-Driven Computing (MDC)	9
2.4	Threat Model	10
3	Related Work	11
4	Proposed Access-Control System	13
4.1	Abstract Disaggregated System	13
4.2	Access Controllers	14
4.3	Capability Model	14
4.3.1	Capability Tree	15
4.3.2	Capability-related Operations	15
5	System Design's Soundness	18
5.1	Well-Formed Capability Trees	18
5.2	Valid Capability	20
5.2.1	Valid Intermediate Capability	20
5.2.2	Valid Process Capability	20
5.3	Security Properties	21
5.4	First Lemma: Resource Allocation	21
5.4.1	Resource Allocation - Intermediate Controller	22
5.4.2	Resource Allocation - Resource Controller	25
5.4.3	Resource Allocation - Parallel Composition	26
5.5	Second Lemma: Internal Delegation	27
5.5.1	internal Delegation - Intermediate Controller	27
5.6	Third Lemma: External Delegation	30
5.6.1	External Delegation - Delegating-Side Intermediate Controller	31
5.6.2	External Delegation - Resource Controller	34
5.6.3	External Delegation - Receiving-Side Intermediate Controller	36
5.6.4	External Delegation - Parallel Composition	37
5.7	Fourth Lemma: External Revocation	39
5.7.1	External Revocation - Intermediate Controller	40
5.7.2	External Revocation - Resource Controller	43
5.7.3	External Revocation - Parallel Composition	45
5.8	Fifth Lemma: Internal Revocation	46
5.8.1	Internal Revocation - Parallel Composition	50
5.8.2	Capability Safety	51
5.8.3	Authority Safety	53
5.9	Isolation Property	54

6	Use Case	57
6.1	Resource Node	57
6.1.1	Resource Controller	57
6.2	PE Node	62
6.2.1	Operating System	62
6.2.2	Intermediate Controller	65
6.3	Parallel Composition	73
6.4	Proof	73
6.4.1	First Lemma: Resource Allocation	74
6.4.2	Second Lemma: Internal Delegation	79
6.4.3	Third Lemma: External Delegation	82
6.4.4	Forth Lemma: Internal Revocation	89
6.4.5	Fifth Lemma: External Revocation	92
7	Model Checking	98

List of Tables

1	Capability-based Access-control Systems	12
2	Function Definitions	20
3	Correctness Checks of the Models	98

1 Introduction

Resource disaggregation strives to optimize resource utilization and improve elasticity by decoupling existing resources, such as CPUs, memories, and accelerators, from *processing elements* (PE) and distributing them into pools of heterogeneous resources, which PEs can access via fast mediums [34, 5, 13, 38, 47, 56]. Driven by the growing resource demands, disaggregated-resource architectures have recently attracted considerable attention from academia and industry [42, 22, 4, 3, 23, 25, 37, 9, 24, 2, 15]. For example, various architectures and applications, such as *data centers* [33, 54, 43], *blade servers* [41], *rack-scale systems* [61, 51, 55], *cloud frameworks* [39, 8, 11], and *high-performance computing* [64, 36], have employed resource disaggregation to enhance their efficiency and performance.

Despite optimizing resource utilization, the distributed nature of disaggregated resources raises concerns about controlling access to them, such as: how an architecture provides fine-grained resource allocation for distributed resources; how it prevents processes from accessing unauthorized resources; and, how processes can delegate their access rights or revoke shared privileges. Furthermore, some disaggregated-resource architectures leverage *one-sided* communication—they replace processor/software stacks on resource sides with hardware-based controllers—to improve performance [20, 48, 9, 34]. These controllers receive requests and directly read/write from/to resources based on them, thus raising security and privacy concerns [63].

Supporting elasticity introduces a new challenge to access-control systems. Elasticity in disaggregated-resource architectures means the ability and flexibility to scale [27, 31, 65]—resources and PEs should be able to attach to an architecture with minimum adaptation. For example, consider *Memory-Driven Computing* (MDC) [35], an abstract disaggregated-memory architecture comprising a pool of byte-addressable *Non-Volatile Memory* (NVM) modules and a fast-speed fabric. The architecture enables diverse PEs, such as CPUs and FPGAs, to attach the fabric and use the shared memory for storing data and other purposes, such as communicating channels. Nevertheless, an adversary process can access other processes’ data by knowing data references. Thus, any suitable access-control system should support newly attached resources and PEs but cannot rely on PEs to control access. MDC demonstrates why a scalable and fine-grained access-control system is critical for these architectures; it provides direct and indirect access to a distributed and byte-addressable persistent shared memory for different PE types.

Recent works show that the *capability-based access-control* model [18, 21, 12] best suits disaggregated-resource architectures [10, 28]. The capability-based model employs unforgeable tokens, namely *capabilities*; thus, it can address various resource types, such as memory or computing resources. Furthermore, it provides a scalable and fine-grained controlling mechanism [10]. Moreover, it supports the *least-privilege principle* [59], thereby allowing fine-grained delegating or revoking access privileges.

In this paper, we first conduct a comparative analysis of capability systems because researchers have proposed several capability systems for different architectures [52, 32, 30, 19, 14, 66, 12, 67, 58, 50, 57, 26, 1, 60, 40, 7, 6, 28]. We systematically reviewed existing capability systems to investigate which suit the architectures best.

While reviewing capability systems, we extracted six traits from them, including distributed structure, subject and object granularity, capability delegation and revocation, and persistency. These traits enable us to reason about the capability systems' efficacy, performance, and applicability regarding disaggregated-resource architectures. For example, non-distributed capability systems, such as *CHERI* [66], do not suit these architectures because the distributed trait is a fundamental demand. Furthermore, we checked if they require HW/SW support.

Our investigation demonstrates that none of the existing capability systems covers all the extracted traits, and implementing their designs may be unpragmatic. For example, consider *CEP* [6] and *SemperOS* [28], two capability systems that supports most traits. *CEP* only involves resource-side controllers, thus introducing performance overheads due to communicating with PE-side processes. *SemperOS* expects PE manufacturers to implement and integrate its suggested method into their products, which renders its approach impractical. Because access control constructs the basis for any secure or privacy-preserving framework and none of the systems supports all the traits, we decided to design a suitable access-control system for disaggregated-resource architectures.

In the second part of this paper, we present *SADRA*, a general-purpose capability-based access-control system for disaggregated-resource architectures that supports all the above traits. Making a general-purpose system enables architectures to adapt and employ it according to their requirements. For example, they can adapt our system to support direct or indirect memory access. Furthermore, the distributed nature of our access-control system enables other architectures, such as *Grid computing* [16] and *GPU clustering* [45], to employ it to control access to their shared distributed resources. *SADRA* provides efficacy, performance, and applicability by controlling access as close to processes as possible and providing fast capability-hierarchies revocation. Moreover, it resolves the one-sided communication challenge using co-processors, eliminating the need for processor/software stacks.

Our system's design controls access at two stages using controllers at PE-sides and resource-sides (Section 4). PE-side controllers enable the system to start controlling access close to processes, reducing the workloads of resource-side controllers. In addition, PE-side controllers can handle internal delegation requests without involving other controllers. Resource-side controllers perform final controls before granting access to resources. Furthermore, they manage inter-PE delegations, which enables them to revoke capability hierarchies efficiently; thus, PE-side controllers never communicate with each other. Consequently, the above three characteristics make our access-control system a scalable one.

We verify that our capability-based access-control system is sound; every resource access must be via a legitimate capability containing appropriate permissions (Section 5). To formally verify the soundness, we prove our access-control system provides *capability safety* and *authority safety* properties using the *assumption-commitment* (A-C) method (Section 2.2). The capability-safety property guarantees that a process can only employ legitimately acquired capabilities that are still valid. The authority-safety property ensures that the upper bound of a process's authority is the authority of its valid capabilities, and no authority amplification occurs while delegating a capability. In addition, we prove that our design can guarantee *isolation* property based on

capability-safety and authority-safety properties. The isolation property states that accessible resources by processes are mutually exclusive.

We instantiate our access-control system for MDC as the use case (??). Memory disaggregation in MDC makes it a suitable case for demonstrating our access-control system; a resource is a byte-addressable memory range; the access-control system must provide direct and fine-grained access to memory while hiding the physical address of objects. We describe the instantiated system, illustrate its controllers, and verify that it is sound.

Finally, we model our design and check its correctness using the *SPIN* model checker [29]. Specifically, we employ *SPIN* to check the safety properties based on the assumption-commitment method.

The contributions of our work are as follows.

- We present a general-purpose capability-based access-control system for disaggregated-resource architectures that covers the above qualitative criteria. Our system's design enables PEs to connect to architectures in a plug-and-play manner.
- We formally prove the soundness of our access-control design by verifying that it provides capability safety, authority safety, and isolation properties.
- We instantiate our access-control system for MDC.
- We model our access-control system and check its correctness using the *SPIN* model checker.

2 Background

This section describes the capability-object model, explain the A-C method, describe MDC, and state our threat model.

2.1 Capability-Object Model

Capability-based access-control model provides flexible techniques to enforce the least-privilege principle by sharing authority via unforgeable tokens, namely *capabilities* [18, 21]. Miller et al. [46] introduced the *capability-object model* as a security measure to control access to particular system parts, in which *objects* represent system resources and subjects. Furthermore, the model employs capabilities to encode access rights and enable objects to interact via them. A *capability* is an unforgeable token that refers to a specific object in this model.

When an object possesses a capability, it can communicate with the referred object. For example, imagine three objects: *A*, *B*, and *C*. Object *A* owns a capability referring to *C* and wants to delegate the capability to *B*. To accomplish this, *A* first creates two mediator objects, *R* and *F*, as depicted in Figure 1. Object *A* only provides *B* with access to *F* and asks objects *R* and *F* to forward *B*'s requests; thus, *B* can access *C* through them. To revoke the access, *A* asks *R* to stop delivering *B*'s messages, which renders *B*'s access to *F* useless. Miller refers to objects *R* and *F* as *revoking facet* and *forwarding facet*, respectively. We follow Miller's approach to design our access-control system (Section 4.3).

2.2 Assumption-Commitment Method

The assumption-commitment (A-C) method [49, 17] is a compositional technique for specifying and verifying the interaction between a process and its environment, which makes it a suitable tool for reasoning about *concurrent*, *open*, and *reactive systems*. It facilitates reasoning about a system by isolating its processes and reasoning about them, where an isolated process communicates with its environment via synchronous message passing.

For reasoning about a process (*p*), the method requires information about four quantities: (1) The process's initial state; (2) The process inputs' properties; (3) The properties that each process's output fulfills; and (4) The process's final state. Precondition ϕ , assumption *A*, commitment *C*, and postcondition ψ provide the information for the method. Assumption *A* expresses what the process can assume about its prior inputs from its environment during its execution. Commitment *C* indicates what the environment can expect about the process's outputs. The method specifies the process with the following A-C correctness formula:

$$\langle A, C \rangle: \{\phi\} p \{\psi\}$$

The process satisfies the A-C specification if it guarantees commitment *C* as long as the environment respects assumption *A*.

The method examines if assumption *A* and commitment *C* hold after each message exchange. It uses state machines to present and reason about the sequential segments



Figure 1: Capability-Object Model.
Legend: F: Forwarding Facet; R: Revoking Facet

of a system. Tuple (L, T, s, t) expresses the sequential transitional diagram of a component, in which L presents a final set of locations, T defines a final set of transitions, s is the entry point, and t is the exit location. The method refers to the above tuple as a *program*.

The A-C method leverages an *assertion network*, Q , to define the state of locations in a component's diagram. The assertion network assigns a predicate, Q_l , to each location, $l \in L$, in the diagram, which expresses the location's internal state and communication history. Furthermore, the method uses a *logical variable* to track the history of the component's communications.

The assertion network and the logical variable enable the method to reason about the component using the *assumption-commitment-inductive assertion network*, $Q(A, C)$, concept. To show that an assertion network is A-C-inductive, the A-C method checks if the predicate Q_l and assumption A imply predicate $Q_{l'}$ during the transition from location l to l' . Furthermore, if outgoing communication occurs during the transition, the method checks if the transition satisfies commitment C .

The method uses *Parallel Composition* rule to reason about parallel-executing processes w.r.t. their assumptions and commitments.

Rule 1. The A-C correctness formula of two parallel executing processes, $p \stackrel{\text{def}}{=} p_1 \parallel p_2$, is as follows:

$$\frac{\begin{array}{l} \langle A_1, C_1 \rangle : \{\varphi_1\} p_1 \{\psi_1\} \\ \langle A_2, C_2 \rangle : \{\varphi_2\} p_2 \{\psi_2\} \\ A \wedge C_1 \rightarrow A_2, A \wedge C_2 \rightarrow A_1 \end{array}}{\langle A, C_1 \wedge C_2 \rangle : \{\varphi_1 \wedge \varphi_2\} p \{\psi_1 \wedge \psi_2\}} \quad \begin{array}{l} \text{Parallel} \\ \text{Composition} \end{array}$$

Where $\langle A, C_1 \wedge C_2 \rangle$ are assumptions and commitments of the new process (p), regarding its environment. If A_i ($i \in \{1, 2\}$) contains assumptions about the connected channels to both P_1 and P_2 , then C_j ($j \in \{1, 2\} \wedge j \neq i$) should justify them. If A_i includes assumptions about the external channels of P_i , the new assumptions A should justify them. Verifying the conditions $A \wedge C_i \rightarrow A_j$ ($i, j \in \{1, 2\} \wedge i \neq j$) leads to verifying the above conditions in p .

2.3 Memory-Driven Computing (MDC)

MDC [35] is a disaggregated-memory architecture. It realizes memory disaggregation as a shared fabric-attached memory pool. PEs and NVM modules connect via bridges




Figure 2: MDC Architecture.
Legend: FNM: Fabric-attached NVM Module

to the fast-speed fabric, as depicted in Figure 2. Near-uniform low latency of optical networking provides memory-speed access time to the NVM modules.

MDC provides distributed heterogeneous computing by enabling general-purpose CPUs and task-specific processors to attach the fabric and read/write (r/w) from/to the shared memory. Bridges route memory read/write requests to corresponding NVM modules, in which memory controllers execute them and return responses. Thus, processes can directly access all the memory addresses.

2.4 Threat Model

This work assumes a threat model where adversaries cannot physically access resource and intermediate controllers or compromise them via the network. Our system use one-way hash function and encryption to make unforgeable capabilities; thus, adversaries cannot forge new capabilities or alter existing ones. Furthermore, we assume architectures preserve the confidentiality and integrity of exchanged data by protecting connections between their elements using existing mechanisms, such as encryption. This threat model has two types of PEs: secured and unsecured. We assume an adversary can compromise any process in unsecured PEs but cannot compromise processes in secured ones. Various attacks, such as side-channel attacks, are out of the scope of this work.

3 Related Work

Following Bresnaker et. al. [10] work, we reviewed 18 existing capability systems (Table 1) and compare them.

Methodology. Our methodology comprises two main steps. First, we systematically review existing literature on capability systems (i.e., Table 1), offered features by each one, their use cases, and their requirements. Then, we use the extracted features as qualitative criteria to compare existing systems against one another comprehensively. Table 1 summarizes the reviewed capability systems and the traits they cover, in which ● means that a system fully supports a trait, ◐ indicates a system partially supports a trait, and ○ denotes that a system does not satisfy a trait. The six extracted traits are as follows.

Distributed Structure. This criterion expresses that an access-control system should support a distributed system; thus, it indicates that the system should be scalable without suffering from a single point of failure problem. We refer to a capability system fully distributed if it controls access on resource sides and PE sides and can handle internal delegation locally; we indicate a system partially distributed if it only controls access on the resource sides.

Subject Granularity. This criterion refers to the granularity of subjects a system can recognize in each stage of access control. Process level is the most fine-grained subject granularity. A capability system fully supports fine-grained subject granularity if it can distinguish processes at both PE and resource sides.

Object Granularity. This criterion presents the minimum unit of a resource object that an access-control system can distinguish regarding the resource type. For example, the most fine-grained memory granularity is at the byte level.

Capability Delegation. A process should be able to delegate a subset of its capability privileges to other processes only through authorized channels.

Capability Revocation. A process should be able to revoke a delegated capability and all re-delegated capabilities in its capability-hierarchy.

Persistency. A capability system is persistence if capabilities can outlive their corresponding processes or OS reboots.

The distributed trait is a fundamental demand for disaggregated-resource architectures. Capability persistency is crucial to eliminate security risks because a persistent resource, such as persistent memory, may contain sensitive data, which remains in the resource after rebooting the system. The ability to delegate supports cooperation between processes, while the inability to revoke introduces a security vulnerability. As Table 1 depicts, each system covers 3.38 traits fully and 1.16 ones partially on average. However, nine (50%), sixteen (81%), ten (55%), and eleven (61%) of the systems cover, fully or partially, distributed, delegation, revocation, and persistency traits, respectively; none of them fully covers all the four traits. As we demonstrate in Section 4, our design fully covers all the six traits.

Now, we review capability system in more details by dividing them to Hardware-supported and OS-based systems.

Hardware-supported Systems. *CAP* [52], *StarOS* [32], *IBM System/38* [30], and *CHERI* [66] extend *instruction set architecture* (ISA) to protect memory in single sys-

Table 1: Capability-based Access-control Systems

	CAP [32]	StarOS [32]	IBM/38 [30]	Hardbound [19]	iAPX432 [14]	CHERI [66]	M-Machine [12]	Hydra [67]	Chorus [38]	Amoeba [50]	Accent [57]	KeyKOS [26]	Mach [1]	EROS [60]	L4 [40]	Barrelfish [7]	CEP [6]	SemperOS [28]	SADRA
Distributed	○	●	○	○	●	○	○	●	●	●	●	○	●	○	○	●	○	●	●
Subject Granularity	●	○	●	●	●	●	●	●	●	●	●	●	●	●	●	●	○	●	●
Object Granularity	●	●	●	○	●	●	●	○	○	○	○	○	○	○	○	○	○	○	○
Capability Delegation	●	●	●	○	○	●	●	●	●	○	○	●	●	●	●	●	●	●	●
Capability Revocation	○	○	●	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○
Persistency	●	○	○	○	●	○	○	○	○	○	○	○	○	○	○	○	○	○	○
HW/SW Demands	ISA/OS	ISA/OS	ISA	ISO/C	ISA	ISA/C	HW/ISA	OS	OS	OS	OS	OS	OS	OS	OS	OS	Co-P	HW/OS	Co-P


Legend: ●=fully; ○=partially; ○=no

C: Compiler; Co-P: Co-Processor; ISA: Instruction Set Architecture; OS: Operating System


tems. CAP proposes a hardware design and an associated operating system to manage capabilities. IBM System/38 implements capabilities as pointers and protects them with tags bits. Users can pass the capabilities but cannot change their tags' value. CHERI proposed a hybrid capability model using a capability co-processor and tagged memory. Contrary to our system, these systems are non-distributed ones.

StarOS is a distributed object-oriented system based on *Cm** architecture [62]. CEP [6] presents a distributed memory controller, implemented via co-processors. Because CEP only manages access on the memory side, it introduces communication overhead and is vulnerable to DoS attacks. Furthermore, handling local delegation/revocation operations between two processes requires communication with remote controllers. SemperOS [28] proposes a multi-kernel OS based on a hardware element, namely *data transfer unit* (DTU). It divides PEs into groups and controls each group via an independent kernel, in which kernels communicate by passing messages using DTUs. Furthermore, SemperOS assigns every PE's capabilities statically because it does not support migrating new PEs due to its capability-addressing scheme. Kernels collaborate to handle capability-related operations, which causes communication overhead and makes a system vulnerable to DoS attacks during revoking capability hierarchies. SemperOS allows spawning at most two threads per kernel to mitigate the vulnerability.

OS-based Systems. *HYDRA* [67] is an OS that treats capabilities as references to resources and allows only the kernel to manipulate them. *KeyKOS* [26], *Accent* [57], *Mach* [1], and *EROS* [60] enforce capabilities via micro-kernels. KeyKOS divides a system into domains and employs capabilities to control message passing between them. Accent proposes a distributed communication-oriented OS and provides processes with capabilities to employ communication channels. EROS provides persistent memory access at a page level. A reference monitor mediates process communication and provides transparent delegation/revocation via forwarding objects. Mach [1] is an object-oriented OS that enables processes to pass data and capabilities via a messaging system.



(a) Abstract Disaggregated System.



(b) Distributed Access-control System.

Figure 3: Distributed Systems.

4 Proposed Access-Control System

We introduce the design of our capability-based access-control system in this section. We first present an abstract model for disaggregated systems; then, we introduce *access controllers* and integrate them into this model; finally, we demonstrate our capability model.

4.1 Abstract Disaggregated System

We construct an abstract disaggregated-system model to focus on the general characteristics of disaggregated systems. The model comprises *resource nodes* (\mathbb{N}_r), *PE nodes* (\mathbb{N}_p), *resources* (\mathbb{R}), *processes* (\mathbb{P}), and a *communication medium*, as illustrated in Figure 3a. Each resource node $N_r^j \in \mathbb{N}_r$ ($1 \leq j \leq m$) contains a subset of resources $R_j \subseteq \mathbb{R}$, and each PE node $N_p^k \in \mathbb{N}_p$ ($1 \leq k \leq n$) hosts a subset of processes $P_k \subseteq \mathbb{P}$. A resource node operates autonomously from other resource nodes. It contains a controller which handles r/w requests. Processes and controllers communicate using the request/response pattern, exchanging messages via the medium. We designed our access-control system based on this model.




Figure 4: The Capability Model.

4.2 Access Controllers

Imagine a resource node as a country's capital and all the PE nodes as provinces. The central governor delegates a subset of its power to local governors. It only controls access to the capital's resources or handles the relationship between two citizens from different provinces. Hence, the model distributes the central government's workload and reduces the exchanged messages between central and provincial governors. We followed such a model to design a scalable distributed access-control system.

To adapt the model, we designed two controller types: *resource* and *intermediate controllers*, as illustrated in Figure 3b. Resource controller $RC_j \in \mathbb{RC}$ ($1 \leq j \leq m$) acts as the central governor in resource node N_r^j , and each intermediate controller $IC_k \in \mathbb{IC}$ ($1 \leq k \leq n$) serves as the local governor in PE node N_p^k . Neither resource nor intermediate controllers interact with the controllers of their types. In addition, processes cannot directly communicate with resource nodes or share their access rights with others.

Intermediate controllers handle two main tasks. First, they perform the first stage of access control by inspecting requests and checking if the process possesses the appropriate access rights, regarding their requests. They deny requests if checking fails. Second, they handle local delegation/revocation requests. For example, assume two processes, $p, p' \in P_k$, where p can access resource $r \in R_j$ and wants to share this privilege with p' . Controller IC_k performs the delegation without involving RC_j .

Resource controllers fulfill three main tasks: *allocating resources*, *delegating/revoking access rights*, and *enforcing access rights*. They assign each resource in their nodes to a specific process by performing the first task. Furthermore, they enable access-right delegation/revocation when delegator and receiver processes run in different PE nodes. For example, assume $p \in P_k$ requests to share its access rights to resource $r \in R_j$ with $p' \in P_{k'}$. Resource controller RC_j handles the request, cooperating with intermediate controllers IC_k and $IC_{k'}$. Moreover, they perform the second stage of access control. In the previous example, RC_j declines p' 's requests regarding resource r if process p has revoked the permission. Controllers employ the capability tokens to execute their tasks.

4.3 Capability Model

We desire our capability model to reflect the delegated control mechanism between resource and intermediate controllers. Intermediate controllers prevent processes from contacting resource controllers directly; thus, resource controllers only accept requests from intermediate controllers. Now that we have designed our access controllers, we introduce our capability-object model

Our capability model comprises three capability types: *resource* (\mathbb{C}_r), *intermediate*

(\mathbb{C}_i), and *process* (\mathbb{C}_p) capabilities, as depicted in Figure 4. As the naming suggests, each type belongs to its corresponding controller/process in our design and contains information about the access rights of a specific process to a particular resource. In addition, process and intermediate capabilities include a pointer, pointing to their corresponding intermediate and resource capabilities. We use operator \mapsto to represent the point-to relation between two capabilities. For example, assume that capabilities $c_p \in \mathbb{C}_p$, $c_i \in \mathbb{C}_i$, and $c_r \in \mathbb{C}_r$, where c_p and c_i point to c_i ($c_p \mapsto c_i$) and c_r ($c_i \mapsto c_r$), respectively. These three capabilities contain the same permissions to access resource $r \in R_j$.

Indicator Flag. A process must indicate the exact delegated capability when it intends to revoke the capability. Thus, our access-control system requires a mechanism to track delegated capabilities; it provides the mechanism using a boolean flag, namely *indicator*, inside capabilities. When the flag is set, the containing capability points to a delegated capability. We refer to a capability when its indicator flag is set simply as an **indicator** and clarify how our system leverages it when explaining capability-related operations (Section 4.3.2). It is worth noting that processes and controllers cannot employ indicators for read/write operations.

4.3.1 Capability Tree

Controllers preserve their capabilities inside *rooted trees* [53]. A rooted tree is a tree with a particular vertex as its *root*. We refer to the trees as *capability trees* ($\mathbb{T}_r \cup \mathbb{T}_i$), where the root capabilities belong to controllers. A subtree in a capability tree represents a *delegation hierarchy* in which a child node indicates a delegation from its parent capability. A controller only possesses the authority to add/remove capabilities to/from its tree and leverages it to handle capability-related operations. Controllers retain their trees in Non-Volatile memories. It enables controllers to support capability persistency.

4.3.2 Capability-related Operations

Capability-related operations include allocating resources and delegating/revoking capabilities. We demonstrate how controllers leverage capability trees to accomplish their tasks through an example. Imagine a disaggregated system where process $p \in P_k$ requests gaining *read/write* (r/w) access to resource $r \in R_j$ (*resource allocation*). After gaining access, p delegates the received privileges to process $p' \in P_k$ in the same PE node (*internal delegation*) and process $p'' \in P_{k'}$ in another PE node (*external delegation*). Finally, process p revokes both delegated capabilities (*internal* and *external revocation*). ?? 4.3.1–5i illustrate how the controllers modify their capability trees to accomplish their tasks in the above scenario. The controllers' trees contain only their root capabilities at the initial state, as depicted in Section 4.3.1.

Resource Allocation. By receiving the request, resource controller RC_j allocates the resource and creates a resource capability, c_r^1 , which comprises data about p and r . Then, it inserts the capability as the root's child inside its tree and forges the corresponding intermediate capability, c_i^1 , as illustrated in Figure 5b. To complete its task, controller RC_j sends c_i^1 to intermediate controller IC_k .




Figure 5: Capability Trees.

Legend: $\text{yellow circle} = \text{process capability}$; $\text{light green circle} = \text{intermediate capability}$; $\text{dark green circle} = \text{resource capability}$
 $\text{white circle} = \text{indicator flag is unset}$; $\text{circle with dot} = \text{indicator flag is set}$;
 $\text{dashed arrow} = \text{pointed-to connection in our capability-object model}$; $\text{solid arrow} = \text{child-parent relation in a capability tree}$

The Intermediate Controller adds the received capability to its capability tree (Figure 5c). Furthermore, IC_k forges the corresponding process capability, c_p^1 , and sends it to process p . Hence, p possesses an unforgeable process capability.

Internal Delegation. Control IC_k handles delegating the capability to p' because both processes run on the same node. The controller generates intermediate capability c_i^2 and inserts it as the child of capability c_i^1 by receiving the request (Figure 5d). Furthermore, the controller forges the corresponding process capability, c_p^2 , and sends it to p' . Process p' can now employ the received capability to execute r/w operations over resource r . Moreover, controller IC_k forges indicator c_p^3 for p . Process p can employ the indicator to revoke the delegated capability; however, it can neither apply the indicator during r/w requests nor re-delegate it.

External Delegation. Intermediate controller IC_k collaborates with resource controller RC_j to handle the external delegation. Controller RC_j generates and inserts resource capability c_r^2 to its tree due to the request (Figure 5e). Furthermore, RC_j forges

intermediate capability c_i^3 for controller $IC_{k'}$ and indicator c_i^4 for controller IC_k .

Both intermediate controllers add the received capabilities to their trees (Figure 5f). Controller $IC_{k'}$ creates process capability c_p^4 for process p'' , and controller IC_k forges indicator c_p^5 for process p . At this stage, processes p , p' , and p'' possess the capability sets $\{c_p^1, c_p^3, c_p^5\}$, $\{c_p^2\}$, and $\{c_p^4\}$, respectively.

Internal Revocation. Process p leverages indicator c_p^3 to revoke the delegated capability to process p' . When intermediate controller IC_k receives the request, it realizes that the indicator points to intermediate capability c_i^2 inside its tree (Figure 5g). Hence, the controller performs an internal revocation only by removing capability c_i^2 from its tree. Process p' cannot use process capability c_p^3 any further because the process capability points to a non-existing intermediate capability in the capability tree.

External Revocation. Process p employs indicator c_p^5 to revoke the delegated capability to p'' ; by receiving the revocation request, controller IC_k notices that the indicator points to another indicator, c_i^4 , in its tree. Hence, the controller removes indicator c_i^4 from its tree at the first phase (Figure 5h). Afterward, the controller forwards the request along with indicator c_i^4 toward resource controller RC_j .

When controller RC_j receives the request, it notices that indicator c_i^4 points to capability c_r^2 inside its capability tree. The controller removes capability c_r^2 from its tree (Figure 5i), which completes the external revocation.

At this stage, the p'' 's request, comprising process capability c_p^4 , to read/write from/to resource r passes the first access check at controller $IC_{k'}$ because c_p^4 points to an existing intermediate capability, c_i^3 , inside the controller's tree. Thus, controller $IC_{k'}$ forwards the request along with c_i^3 to resource controller RC_j . However, controller RC_j returns a failure response to $IC_{k'}$ because c_i^3 points to capability c_r^2 , which no longer exists in the controller's tree. Consequently, intermediate controller $IC_{k'}$ removes capability c_i^3 from its tree and forwards the failure response to process p'' .

5 System Design's Soundness

Now that we have seen how our system controls access, we prove that our capability-based access control system is sound. Following Maffeis et al. [44] work, we prove our system design's soundness by demonstrating that it satisfies the capability-safety and authority-safety properties. Furthermore, we prove that our system guarantees isolation property based on these two properties.

In the rest of the section, we employ a few auxiliary functions in the definitions and proofs. Table 2 lists the functions and their descriptions, in which $\mathbb{V} = \{r, w\}$ is the permission set (r : read, w : write), and \mathbb{R} denotes the set of all resources.

5.1 Well-Formed Capability Trees

To define well-formed capability trees, we must first specify the partial order.

Partial Order. We define the partial order ($<$) between two capabilities ($c' < c$) as follows:

$$c' < c \iff rsrc(c') \subseteq rsrc(c) \wedge priv(c') \subseteq priv(c)$$

We use the partial-order property to specify the relation between capabilities in a delegation hierarchy.

Resource-capability Tree. A resource-capability tree $T_r \in \mathbb{T}_r$ is a rooted tree with the root $c_r^{root} \in \mathbb{C}_r$. The root capability belongs to the resource controller, points to all the node's resources, and possesses all the permissions. The controller generates no corresponding intermediate capability for it. Tree T_r is a well-formed resource-capability tree if all its sub-trees are partially-ordered delegation hierarchy as follows:

$$\forall c_r, c'_r \in \mathbb{C}_r: isInTree(T_r, c_r, c'_r) \Rightarrow c'_r < c_r$$

Theorem 5.1. *A well-formed resource tree $T_r \in \mathbb{T}_r$ remains well-formed after performing capability-related operations.*

Proof. The proof proceeds by structural induction on T_r and comprises a base case and three inductive cases.

- **Base Case:** T_r only contains the root capability.
In this case, the tree satisfies the well-formness' condition.
- **Inductive Case One:** T_r is a well-formed capability tree, and the resource controller (RC) allocates a resource.
After allocating the resource, RC forges the corresponding capability (c_r) for it such that $c_r < c_r^{root}$; then, RC inserts it to T_r as the child of the root. Hence, the resource-allocating exercise retains the tree's well-formedness.
- **Inductive Case Two:** T_r is a well-formed capability tree, and RC performs an external capability-delegation operation over c_r .
 RC delegates c_r by constructing c'_r such that $c'_r < c_r$. Afterward, RC adds c'_r into

T_r as the child of c_r . Thus, the external-delegating operation preserves the tree's well-formedness.

- **Inductive Case Three:** T_r is a well-formed capability tree, and RC performs an external capability-revocation operation over c_r . RC removes c_r and all the capabilities in its subtree. Thus, the external-revocation operation preserves the tree's well-formedness.

□

Intermediate-capability Tree. An intermediate-capability tree $T_i \in \mathbb{T}_i$ is a rooted tree with the root $c_i^{root} \in \mathbb{C}_i$. The root capability belongs to the intermediate controller, but it points to no resource and possesses no permissions; thus, the controller generates no corresponding process capability for it. Tree T_i is a well-formed intermediate-capability tree if all its sub-trees (not including the root) are partially-ordered delegation hierarchy as follows:

$$\forall c_i, c'_i \in \mathbb{C}_i: isInTree(T_i, c_i, c'_i) \wedge \neg isRoot(T_i, c_i) \Rightarrow c'_i < c_i$$

Theorem 5.2. *A well-formed intermediate tree $T_i \in \mathbb{T}_i$ remains well-formed after performing capability-related operations.*

Proof. The proof proceeds by structural induction on T_i and comprises a base case and three inductive cases.

- **Base Case:** T_i only contains the root capability.
In this case, the tree satisfies the well-formness' condition.
- **Inductive Case One:** T_i is a well-formed capability tree, and the resource controller (IC) receives an intermediate capability or an indicator due to a resource allocation or an external delegation, respectively. IC inserts the received capability or indicator to T_i as the child of the root. Hence, allocating resource or externally delegating a capability retain the tree's well-formedness.
- **Inductive Case Two:** T_i is a well-formed capability tree, and IC performs an internal capability-delegation operation over c_i .
 IC delegates c_i by constructing c'_i such that $c'_i < c_i$. Afterward, IC adds c'_i into T_i as the child of c_i . Thus, the internal-delegating operation preserves the tree's well-formedness.
- **Inductive Case Three:** T_i is a well-formed capability tree, and IC performs an internal capability-revocation operation over c_i .
 IC only removes c_i and all the capabilities in its subtree. Thus, the internal-revocation operation preserves the tree's well-formedness.

□

Table 2: Function Definitions

Function Name	Function Signature	Description
rsrc	$\mathbb{C} \rightarrow \mathbb{R}$	returns the pointed resources inside a capability.
priv	$\mathbb{C} \rightarrow 2^V$	returns the permissions inside a capability
getRoot	$\mathbb{T}_x \rightarrow \mathbb{C}_x$	returns the root of a capability tree.
isRoot	$\mathbb{T}_x \times \mathbb{C}_x \rightarrow \text{boolean}$	checks if a capability is the root of a capability tree
isInTree	$\mathbb{T}_x \times \mathbb{C}_x \times \mathbb{C}_x \rightarrow \text{boolean}$	checks if the second capability is inside a tree, where the first capability indicates the search's start point.

Legend: $x \in \{r, i\}$, $\mathbb{C} = \{\mathbb{C}_r \cup \mathbb{C}_i \cup \mathbb{C}_p\}$

5.2 Valid Capability

A capability is valid if the capability owner can employ it to execute read/write operations over the pointed resource by the capability. Because an intermediate controller or a process can send a request, we demonstrate the validity of a capability at both levels.

5.2.1 Valid Intermediate Capability

An intermediate capability is valid if a resource controller has forged it and it points to an existing resource capability inside the controllers tree. For example, consider capabilities c_i^1 and c_i^3 in Figure 5i. c_i^1 points to an existing capability (c_r^1) inside T_r^j . Hence, IC_k can employ it to exercise the read/write operations, which makes c_i^1 a valid capability. At the same time, c_i^3 is an invalid capability because it points to a removed resource capability (c_r^2) from T_r^j . We formally define a valid intermediate capability as follows:

$$\begin{aligned}
 isValidIntCap(c_i) &\stackrel{\text{def}}{=} \exists c_r \in \mathbb{C}_r, T_r \in \mathbb{T}_r : \\
 &c_i \mapsto c_r \wedge \\
 &isInTree(T_r, getRoot(T_r), c_r)
 \end{aligned}$$

Resource controllers can only forge valid intermediate capabilities or invalidate them by removing the pointed resource capabilities from their trees.

5.2.2 Valid Process Capability

A process capability is valid if it points to an existing resource capability inside a resource controller's tree. In addition, the pointed intermediate capability must be valid or be in the delegation hierarchy of a valid one. We denote the capability on top of a delegation hierarchy as an *original* intermediate capability. It means a resource controller has forged the capability with an unset indicator flag. Let (S^i, c_i) be a rooted subtree of (T_i, c_i^{root}) , in which node c_i denotes the subtree's root and is the child of c_i^{root} .

Subtree S^i indicates a delegation hierarchy inside T_i . Capability c_i is original, while the rest of the capabilities in S^i are not. For example, consider capabilities c_i^1 and c_i^2 inside tree T_i^k in Figure 5d. c_i^1 is an original capability while c_i^2 is not.

Resource controllers only accept original intermediate capabilities for read/write operations because they have forged them and can check their integrity. In the above example, suppose process p employs c_p^2 to read from resource r . Although c_p^2 points to c_i^2 , IC_k cannot replace c_p^2 with c_i^2 when it forwards the request to RC_j . Instead, IC_k first replaces c_p^2 with c_i^1 as it is the original capability of c_i^2 ; then, IC_k forwards the request.

We define function **getOriginalCap**: $\mathbb{T}_i \times \mathbb{C}_i \rightarrow \mathbb{C}_i$ to find an original capability inside an intermediate-capability tree. The function traverses the tree from a given capability toward the root until it reaches an original capability in the path. We formally define a valid process capability as follows:

$$\begin{aligned} isValidProCap(c_p) &\stackrel{\text{def}}{=} \exists c_i, c'_i \in \mathbb{C}_i, T_i \in \mathbb{T}_i : \\ &c_p \mapsto c_i \wedge \\ &isInTree(T_i, getRoot(T_i), c_i) \wedge \\ &c'_i = getOriginalCap(T_i, c_i) \wedge \\ &isValidIntCap(c'_i) \end{aligned}$$

For instance, in Figure 5h, c_p^4 is a valid capability while c_p^5 is not because IC_k has removed c_i^4 from its capability tree. Now that we have expressed the well-formed capability trees and specified valid capability, we define the security properties.

5.3 Security Properties

Our access-control system guarantees three security properties, including: *capability safety*, *authority safety*, and *isolation*. We prove our system satisfies these properties by demonstrating that our design handles capability-related operations correctly; thus, we first define five lemmas, one for each operation, and verify them using the assumption-commitment technique.

Our modeling has three component types: *process*, *resource controller*, and *intermediate controller*. In this modeling, the components interact to execute an operation. We consider five operations in this modeling: resource allocation, internal capability delegation, external capability delegation, internal capability revocation, and external capability revocation. In addition, we define five lemmas based on the operations and explain the operations' precondition, postcondition, assumption, and commitment properties to prove the lemmas based on the assumption-commitment (A-C) technique. Each proof considers the states of the components involved in the corresponding operation.

5.4 First Lemma: Resource Allocation

The first lemma indicates that any resource-allocation operation creates a valid p-cap. We formally define the lemma and proof it.




Figure 6: Syntactic Interfaces of the Resource-allocation Programs.

Lemma 1. *Given a process with a unique PID in a process node with a unique NID, an intermediate controller in the same node, and an resource controller in a resource node with a unique NID, the process will get a valid p-cap by sending a resource-allocation request.*

Proof. We use the assumption-commitment technique to prove the lemma.

To prove the lemma, we model the intermediate and the resource controllers in a resource-allocation operation by programs $I_{ra} \stackrel{\text{def}}{=} (L_{ra}^i, T_{ra}^i, s_{ra}^i, t_{ra}^i)$ and $R_{ra} \stackrel{\text{def}}{=} (L_{ra}^r, T_{ra}^r, s_{ra}^r, t_{ra}^r)$, respectively. The programs and the process exchange messages via synchronous channels to handle resource-allocation requests. Figure 6 depicts these two programs and their syntactic interfaces. In addition, figures 7a and 7b illustrate sequential diagrams of programs I_{ra} and R_{ra} , respectively. In the next step, we prove that when the process sends a resource-allocation request, it will receive a valid p-cap.

5.4.1 Resource Allocation - Intermediate Controller

Program I_{ra} receives a resource-allocation request from the process via channel A, creates a corresponding request for program R_{ra} , and sends it through channel C. Furthermore, It receives the response from program R_{ra} via channel D. Program I_{ra} updates its capability tree when it receives an i-cap from the resource controller by inserting the capability inside the tree. In addition, it creates the corresponding p-cap for the inserted i-cap. Finally, it creates a response for the process and sends the p-cap inside the response to the process through channel B. The functions of I_{ra} are as follows:

$$\begin{aligned}
 \text{init}_{ra}^i(\sigma) &= (\sigma : \text{rootPtr} \mapsto \text{getRoot}(\sigma(T_i))), \\
 f_{i,1}(\sigma) &= (\sigma : y_i \mapsto \text{genRaReq}(\sigma(x_i))), \\
 f_{i,2}(\sigma) &= (\sigma : pCap \mapsto \text{insert}(\sigma(\text{rootPtr}), \sigma(z_i.\text{cap}))), \\
 f_{i,3}(\sigma) &= (\sigma : w_i \mapsto \text{genRaRes}(\sigma(x_i), \sigma(pCap)))
 \end{aligned}$$

The A-C formula for program I_{ra} is as follows:

$$\vdash \langle \text{Ass}_{ra}^i, C_{ra}^i \rangle \{ \varphi_{ra}^i \} I_{ra} \{ \psi_{ra}^i \}$$

where the formal definition of φ_{ra}^i , ψ_{ra}^i , Ass_{ra}^i , and C_{ra}^i are as follows:

$$\begin{aligned}
 \varphi_{ra}^i &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |\text{icTree}| \geq 1 \\
 \psi_{ra}^i &\stackrel{\text{def}}{=} \text{false}
 \end{aligned}$$




Figure 7: Resource-allocation Programs.

$$\begin{aligned}
 Ass_{ra}^i &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow \\
 &\quad isRaReq(last(A)) \wedge isUniquePID(last(A).spid)) \wedge \\
 &\quad (\#C = \#D > 0 \rightarrow \\
 &\quad \quad isRaRes(last(D)) \wedge isValidCap(last(D).cap)) \\
 C_{ra}^i &\stackrel{\text{def}}{=} (\#A = \#B = \#C = \#D > 0 \rightarrow \\
 &\quad isRaRes(last(B)) \wedge isValidCap(last(B).cap)) \wedge \\
 &\quad (\#C > 0 \rightarrow \\
 &\quad \quad isRaReq(last(C)) \wedge isUniquePID(last(C).spid))
 \end{aligned}$$

Wherein $icTree$ is the capability tree of the intermediate controller.

The assertion network for I_{ra} is as follows:

$$\begin{aligned}
 Q_{s_{ra}}^i &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |T_i| \geq 1 \\
 Q_{l_{i,1}} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D \\
 Q_{l_{i,2}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge \\
 &\quad isRaReq(last(A)) \wedge isUniquePID(last(A).spid) \\
 Q_{l_{i,3}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge \\
 &\quad isRaReq(y_i) \wedge isUniquePID(y_i.spid) \\
 Q_{l_{i,4}} &\stackrel{\text{def}}{=} \#B = \#D = (\#A - 1) = (\#C - 1) \wedge last(A) = x_i \wedge \\
 &\quad last(C) = y_i \\
 Q_{l_{i,5}} &\stackrel{\text{def}}{=} \#A = \#C = \#D = (\#B + 1) \wedge last(A) = x_i \wedge \\
 &\quad last(C) = y_i \wedge last(D) = z_i \wedge isRaRes(last(D)) \wedge \\
 &\quad isValidCap(last(D).cap)
 \end{aligned}$$

$$\begin{aligned}
Q_{l,6} &\stackrel{\text{def}}{=} \#A = \#C = \#D = (\#B + 1) \wedge \text{last}(A) = x_i \wedge \\
&\quad \text{last}(C) = y_i \wedge \text{last}(D) = z_i \wedge \\
&\quad \text{isRaRes}(w_i) \wedge \text{isValidCap}(w_i.\text{cap}) \\
Q_{i,ra} &\stackrel{\text{def}}{=} \text{false}
\end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption A_{ra}^i , commitment C_{ra}^i , and channels A , B , C , and D .

- $\models Q_{s,ra}^i \rightarrow C_{ra}^i$ follows from the above definitions.
- $\models Q_{s,ra}^i \wedge A_{ra}^i \rightarrow Q_{l,1} \circ \text{init}_{ra}^i$. In this internal transition, the size of the intermediate-capability tree does not change. Hence, this verification holds.
- $\models Q_{l,1} \wedge A_{ra}^i \rightarrow ((A_{ra}^i \rightarrow Q_{l,2}) \wedge C_{ra}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_i, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value v . In this input transition, just communication through channel A took place, and function g assigns the received value to x_i . Because $\#A > 0$, the first implication of Ass_i satisfies $\text{isRaReq}(\text{last}(A))$ and $\text{isUniquePID}(\text{last}(A).\text{spid})$. Thus, this verification holds.
- $\models Q_{l,2} \wedge A_{ra}^i \rightarrow Q_{l,3} \circ f_{i,1}$. In this internal transition, function $f_{i,1}$ creates a resource-allocation request for program R_{rr} and assigns it to variable y_i , such that $\text{isRaReq}(y_i) = \text{true}$ and $y_i.\text{spid} = \text{last}(A).\text{spid}$. In addition, $\sigma' \models \text{isUniquePID}(y_i.\text{spid})$ because, from A_{ra}^i , we have $\text{isUniquePID}(\text{last}(A).\text{spid}) = \text{true}$. Thus, this verification holds.
- $\models Q_{l,3} \wedge A_{ra}^i \rightarrow ((A_{ra}^i \rightarrow Q_{l,4}) \wedge C_{ra}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C, \sigma(y_i)))$. In this output transition, program I_{ra} sends y_i through channel C . C_{ra}^i holds because $\text{last}(C) = \sigma(y_i)$ and $\sigma \models \text{isRaReq}(y_i) \wedge \text{isUniquePID}(y_i.\text{spid})$. Hence, this verification holds.
- $\models Q_{l,4} \wedge A_{ra}^i \rightarrow ((A_{ra}^i \rightarrow Q_{l,5}) \wedge C_{ra}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : z_i, h \mapsto v, \sigma(h).(D, v))$ for arbitrary value v . In this input transition, a communication through channel D just took place, and function g assigns the received value to z_i . Since $\#D > 0$, from A_{ra}^i we have $\sigma' \models \text{isRaRes}(z_i) \wedge \text{isValidCap}(z_i.\text{cap})$. Thus, this verification holds.
- $\models Q_{l,5} \wedge A_{ra}^i \rightarrow Q_{l,6} \circ (f_{i,3} \circ f_{i,2})$. In this internal transition, function $f_{i,2}$ inserts the intermediate capability $iCap$ into T_i and returns $pCap$ that points to $iCap$ inside the tree. Hence, $\sigma' \models |T_i| > 1$. Because $\sigma \models \text{isValidCap}(iCap)$ and $pCap$ points to the inserted $iCap$ inside T_i , we have $\sigma' \models \text{isValidCap}(pCap)$. Function $f_{i,3}$ creates a response for the process and assigns it to w_i , wherein $w_i.\text{cap} = pCap$. Consequently, $\sigma' \models \text{isRaRes}(w_i) \wedge \text{isValidCap}(w_i.\text{cap})$. Thus, this verification holds.
- $\models Q_{l,6} \wedge A_{ra}^i \rightarrow ((A_{ra}^i \rightarrow Q_{l,1}) \wedge C_{ra}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(w_i)))$. In this output transition, program I_{ra} sends w_i through channel B . C_{ra}^i holds because $\sigma \models \text{isRaRes}(w_i) \wedge \text{isValidCap}(w_i.\text{cap})$. Hence, this verification holds.

Since $Q_{i,ra}^i \rightarrow \psi_{ra}^i$, the post-condition of program I_{ra} is satisfied.

5.4.2 Resource Allocation - Resource Controller

Program R_{ra} receives a request for allocating a resource from program I_{ra} via channel C . In the next step, program R_{ra} allocates the requested resource and inserts its corresponding resource capability inside its capability tree. Furthermore, it creates the corresponding intermediate capability of the resource capability. Finally, program R_{ra} creates a response, inserts the intermediate capability, and sends the response message through channel D toward program I_{ra} . The conditions and functions of R_{ra} are as follows:

$$\begin{aligned} init_{ra}^r(\sigma) &= (\sigma : rootPtr \mapsto getRoot(\sigma(T_r))), \\ f_{r,1}(\sigma) &= (\sigma : rCap \mapsto allocRes(\sigma(x_r))), \\ f_{r,2}(\sigma) &= (\sigma : iCap \mapsto insert(\sigma(T_r), \sigma(rootPtr), \\ &\quad \sigma(rCap))), \\ f_{r,3}(\sigma) &= (\sigma : y_r \mapsto genRaRes(\sigma(x_r), iCap)) \end{aligned}$$

where T_r is the resource-capability tree, $rCap$ is a resource capability, and $iCap$ is an intermediate capability.

The A-C formula for process R_{ra} is as follows:

$$\vdash \langle A_{ra}^r \ C_{ra}^r \rangle \{ \varphi_{ra}^r \} R_{ra} \{ \psi_{ra}^r \}$$

where the formal definition of φ_{ra}^r , ψ_{ra}^r , A_{ra}^r , and C_{ra}^r are as follows:

$$\begin{aligned} \varphi_{ra}^r &\stackrel{\text{def}}{=} \#C = \#D = 0 \wedge |T_r| = 1 \\ \psi_{ra}^r &\stackrel{\text{def}}{=} false \\ A_{ra}^r &\stackrel{\text{def}}{=} \#C > 0 \rightarrow \\ &\quad (isRaReq(last(C)) \wedge isUniquePID(last(C).spid)) \\ C_{ra}^r &\stackrel{\text{def}}{=} (\#C = \#D > 0) \rightarrow \\ &\quad (isRaRes(last(D)) \wedge isValidCap(last(D).cap)) \end{aligned}$$

The assertion network for R_{ra} is as follows:

$$\begin{aligned} Q_{s_{ra}} &\stackrel{\text{def}}{=} \#C = \#D = 0 \wedge |T_r| = 1 \\ Q_{r_1} &\stackrel{\text{def}}{=} \#C = \#D \\ Q_{r_2} &\stackrel{\text{def}}{=} \#D = (\#C - 1) \wedge last(C) = x_r \wedge isRaReq(last(C)) \wedge \\ &\quad isUniquePID(last(C).spid) \wedge isValidCap(rCap) \\ Q_{r_3} &\stackrel{\text{def}}{=} \#D = (\#C - 1) \wedge last(C) = x_r \wedge \\ &\quad isRaRes(y_r) \wedge isValidCap(y_r.cap) \\ Q_{t_{ra}} &\stackrel{\text{def}}{=} false \end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption A_{ra}^r , commitment C_{ra}^r , and channels C and D .

- $\models Q_{s_{ra}}^r \rightarrow C_{ra}^r$ follows from the above definitions.
- $\models Q_{s_{ra}}^r \wedge A_{ra}^r \rightarrow Q_{l_{r,1}} \circ \text{init}_{ra}^r$. In this internal transition, the size of the capability tree does not change. Hence, this verification holds.
- $\models Q_{l_{r,1}} \wedge A_{ra}^r \rightarrow ((A_{ra}^r \rightarrow Q_{l_{r,2}}) \wedge C_{ra}^r) \circ (f_{r,1} \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_r, h \mapsto v, \sigma(h).(C, v))$ for arbitrary v . In this input transition, a communication through channel C just took place. Function g assigns the last received value from channel C to x_r . Since $\#C > 0$, the first implication of A_{ra}^r satisfies $\text{isRaReq}(\text{last}(C))$ and $\text{isUniquePID}(\text{last}(C).\text{spid})$ predicates. Function $f_{r,1}$ allocates the requested resource and assigns the returned valid r-cap to $rCap$. Hence, $Q_{l_{r,2}}$ satisfies $\text{isValidCap}(rCap)$ predicate. C_{ra}^r holds since $\#C \neq \#D$. Thus, this verification holds.
- $\models Q_{l_{r,2}} \wedge A_{ra}^r \rightarrow Q_{l_{r,3}} \circ (f_{r,3} \circ f_{i,2})$. In this internal transition, function $f_{i,2}$ inserts $rCap$ into T_r . Hence, $\sigma' \models |T_r| > 1$. Furthermore, function $f_{i,2}$ returns a valid i-cap, which points to the inserted resource capability inside the tree. Variable $iCap$ keeps the returned intermediate capability. Because $iCap$ points to the inserted $rCap$ inside T_r and $\sigma \models \text{isValidCap}(rCap)$, we have $\sigma' \models \text{isValidCap}(iCap)$. Function $f_{i,3}$ creates a resource-allocation response for program I_{ra} and assigns it to y_r , such that $\text{isRaRes}(y_r) = \text{true}$ and $y_r.\text{cap} = iCap$. In addition, because $\text{isValidCap}(iCap)$, we have $\text{isValidCap}(y_r.\text{cap})$. Thus, this verification holds.
- $\models Q_{l_{r,3}} \wedge A_{ra}^r \rightarrow ((A_{ra}^r \rightarrow Q_{l_{r,1}}) \wedge C_{ra}^r) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y_r)))$. In this output transition, program R_{ra} just sends y_r through channel C toward program I_{ra} . C_{ra}^r holds because $\#C = \#D > 0$, $\text{last}(D) = \sigma(y_r)$, and $\sigma \models \text{isRaRes}(y_r) \wedge \text{isValidCap}(y_r.\text{cap})$. Hence, this verification holds.

Since $Q_{t_{ra}}^r \rightarrow \psi_{ra}^r$, the post-condition of program R_{ra} is satisfied.

5.4.3 Resource Allocation - Parallel Composition

This section presents the parallel composition of the resource-allocation components based on the described rule in Section 2.2. Consider the parallel composition $R_{ra} \parallel I_{ra}$. By applying the parallel composition rule, we deduce the following A-C formula:

$$\begin{aligned} & \vdash \langle A_{ra}, C_{ra} \rangle \\ & \{ \#A = \#B = \#C = \#D = 0 \wedge |T_r| = |T_i| = 1 \} \\ & R_{ra} \parallel I_{ra} \{ false \} \end{aligned}$$

where A_{ra} and C_{ra} are as follows:

$$\begin{aligned} A_{ra} & \stackrel{\text{def}}{=} \#A > 0 \rightarrow \\ & \text{isRaReq}(\text{last}(A)) \wedge \text{isUniquePID}(\text{last}(A).\text{spid}) \end{aligned}$$




Figure 8: Syntactic Interfaces of the internal-delegation Programs.

$$C_{ra} \stackrel{\text{def}}{=} \#A = \#B = \#C = \#D > 0 \rightarrow \\ (isRaRes(last(B)) \wedge isValidCap(last(B).cap))$$

Because $\models A_{ra} \wedge C_{ra}^i \rightarrow A_{ra}^r$ and $\models A_{ra} \wedge C_{ra}^r \rightarrow A_{ra}^i$. Thus, $R_{ra} \parallel I_{ra}$ generates a valid capability when it receives a resource-allocation request from a process.

□

5.5 Second Lemma: Internal Delegation

The second lemma indicates that the internal delegation of a valid p-cap by a process creates a valid p-cap for another process inside the same node. Hence, the intermediate controller handles the internal delegation inside the node. We formally define the lemma and proof it.

Lemma 2. *Given two processes with unique IDs inside the same process node, delegation of a valid capability from the first process, $process_d$, to the second process, $process_r$, causes $process_r$ and $process_d$ to receive a valid process capability and a valid indicator capability, respectively.*

Proof. We use the assumption-commitment technique to prove the lemma.

We model the intermediate controller in a internal-delegation operation by program $I_{ld} \stackrel{\text{def}}{=} (L_{ld}, T_{ld}, s_{ld}, t_{ld})$ to prove the lemma. Figure 8 depicts the syntactic interfaces between the program and two processes. In addition, figure 9 illustrates sequential diagrams of programs I_{ld} . In the next step, we prove that $process_r$ receives a valid p-cap when $process_d$ delegates a valid capability. In addition, we prove that $process_d$ receives a valid p-cap of type indicator to the new capability inside the intermediate-capability tree.

5.5.1 internal Delegation - Intermediate Controller

Program I_{ld} receives a internal capability-delegation request from $process_d$ via channel A. The request contains a valid p-cap that points to an intermediate capability inside the intermediate-capability tree. In the next step, program I_{ld} delegates the intermediate capability according to the request and inserts the new intermediate capability inside the tree. Finally, program I_{ld} creates a delegation response for $process_r$ and a delegation-confirmation response for $process_d$, respectively. The delegation response




Figure 9: Internal Delegation - Program I_{ld} .

and the delegation-confirmation response contain the new p-cap and the new indicator capability, respectively. The functions of I_{ld} are as follows:

$$\begin{aligned}
init_{ld}^i(\sigma) &= (\sigma : rootPtr \mapsto getRoot(\sigma(icTree))), \\
f_{i,1}(\sigma) &= (\sigma : indCap \mapsto delegate(\sigma(rootPtr), \sigma(x_i))), \\
f_{i,2}(\sigma) &= (\sigma : pCap \mapsto genCapFromInd(\sigma(icTree), \sigma(indCap))), \\
f_{i,3}(\sigma) &= (\sigma : y_i \mapsto genDelConfRes(\sigma(x_i), \sigma(indCap))), \\
f_{i,4}(\sigma) &= (\sigma : z_i \mapsto genDelRes(\sigma(x_i), \sigma(pCap)))
\end{aligned}$$

The A-C formula for process I_{ld} is as follows:

$$\vdash \langle Ass_{ld}^i, C_{ld}^i \rangle \{ \varphi_{ld}^i \} I_{ld} \{ \psi_{ld}^i \}$$

where the formal definition of φ_{ld}^i , ψ_{ld}^i , Ass_{ld}^i , and C_{ld}^i are as follows:

$$\begin{aligned}
\varphi_{ld}^i &\stackrel{\text{def}}{=} \#A = \#B = \#C = 0 \wedge |icTree| > 1 \\
\psi_{ld}^i &\stackrel{\text{def}}{=} false \\
Ass_{ld}^i &\stackrel{\text{def}}{=} \#A > 0 \rightarrow \\
&\quad (isDelReq(last(A)) \wedge isValidCap(last(A).cap) \wedge \\
&\quad isCurrentNode(last(A).snid) \wedge \\
&\quad isCurrentNode(last(A).rnid) \wedge \\
&\quad isUniquePID(last(A).spid) \wedge isUniquePID(last(A).rpid)) \\
C_{ld}^i &\stackrel{\text{def}}{=} (\#A = \#B > \#C \rightarrow \\
&\quad isDelConfRes(last(B)) \wedge isValidInd(last(B).cap)) \wedge \\
&\quad (\#A = \#B = \#C > 0 \rightarrow \\
&\quad isLdRes(last(C)) \wedge isValidCap(last(C).cap)
\end{aligned}$$

The assertion network for I_{ld} is as follows:

$$Q_{s_{ld}^i} \stackrel{\text{def}}{=} \#A = \#B = \#C = 0 \wedge |icTree| > 1$$

$$\begin{aligned}
Q_{l_{i,1}} &\stackrel{\text{def}}{=} \#A = \#B = \#C \wedge |icTree| > 1 \\
Q_{l_{i,2}} &\stackrel{\text{def}}{=} \#B = \#C = (\#A - 1) \wedge last(A) = x_i \wedge |icTree| > 1 \wedge \\
&\quad isDelReq(last(A)) \wedge isValidCap(last(A).cap) \wedge \\
&\quad isCurrentNode(last(A).snid) \wedge isCurrentNode(last(A).rnid) \wedge \\
&\quad isUniquePID(last(A).spid) \wedge isUniquePID(last(A).rpid)) \\
Q_{l_{i,3}} &\stackrel{\text{def}}{=} \#B = \#C = (\#A - 1) \wedge last(A) = x_i \wedge |icTree| > 2 \wedge \\
&\quad isValidInd(iCap) \wedge isValidCap(pCap)) \\
Q_{l_{i,4}} &\stackrel{\text{def}}{=} \#B = \#C = (\#A - 1) \wedge last(A) = x_i \wedge |icTree| > 2 \wedge \\
&\quad isValidCap(pCap) \wedge isDelConfRes(y_i) \wedge isValidInd(y_i.cap) \\
Q_{l_{i,5}} &\stackrel{\text{def}}{=} \#A = \#B = (\#C + 1) \wedge last(A) = x_i \wedge last(B) = y_i \wedge \\
&\quad |icTree| > 2 \wedge isLdRes(z_i) \wedge isValidCap(z_i.cap) \\
Q_{l_{i,6}} &\stackrel{\text{def}}{=} \#A = \#B = (\#C + 1) \wedge last(A) = x_i \wedge last(B) = y_i \wedge \\
&\quad |icTree| > 2 \wedge isLdRes(z_i) \wedge isValidCap(z_i.cap) \\
Q_{t_{ld}^i} &\stackrel{\text{def}}{=} false
\end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{ld}^i , commitment C_{ld}^i , and channels A , B , and C .

- $\models Q_{s_{ld}^i} \rightarrow C_{ld}^i$ follows from the above definitions.
- $\models Q_{s_{ld}^i} \wedge Ass_{ld}^i \rightarrow Q_{l_{i,1}} \circ init_{ld}^i$. In this internal transition, the size of the intermediate-capability tree does not change. Hence, this verification holds.
- $\models Q_{l_{i,1}} \wedge Ass_{ld}^i \rightarrow ((Ass_{ld}^i \rightarrow Q_{l_{i,2}}) \wedge C_{ld}^i) \circ (f_{i,2} \circ f_{i,1} \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_i, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value v . In this input transition, communication through channel A just took place, and function g assigns the received value to x_i . Since $\#A > 0$, the first implication of Ass_{ld}^i satisfies that the received message is a internal-delegation request, and both the delegator and the receiver processes have unique $PIDs$. Thus, this verification holds.
- $\models Q_{l_{i,2}} \wedge Ass_{ld}^i \rightarrow Q_{l_{i,3}} \circ (f_{i,2} \circ f_{i,1})$. In this internal transition, function $f_{i,1}$ delegates the $x_i.cap$, creates a valid indicator capability pointing to the new i-cap inside the intermediate-capability tree, and assigns it to $indCap$. Hence, we have $\sigma' \models |icTree| > 2$. Furthermore, function $f_{i,2}$ creates a valid p-cap corresponding to $indCap$ and assigns it to $pCap$. Hence, this verification holds.
- $\models Q_{l_{i,3}} \wedge Ass_{ld}^i \rightarrow Q_{l_{i,4}} \circ f_{i,3}$. In this internal transition, function $f_{i,3}$ creates a delegation-confirmation response for the delegator process and assigns it to y_i , wherein $y_i.cap = indCap$. Hence, y_i contains a valid indicator capability. Thus, this verification holds.
- $\models Q_{l_{i,4}} \wedge Ass_{ld}^i \rightarrow ((Ass_{ld}^i \rightarrow Q_{l_{i,5}}) \wedge C_{ld}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y_i)))$. In this output transition, program I_{ld} sends y_i through channel B .




Figure 10: Syntactic Interfaces of the External-delegation Programs.

C_{ld}^i holds because $last(B) = \sigma(y_i)$ and $\sigma \models isLdConfRes(y_i) \wedge isValidInd(y_i.cap)$. Hence, this verification holds.

- $\models Q_{l_{i,5}} \wedge Ass_{ld}^i \rightarrow Q_{l_{i,6}} \circ f_{i,4}$. In this internal transition, function $f_{i,4}$ creates a delegation response for the receiver process and assigns it to z_i , wherein $z_i.cap = pCap$. Hence, z_i contains a valid process capability. Thus, this verification holds.
- $\models Q_{l_{i,6}} \wedge Ass_{ld}^i \rightarrow ((Ass_{ld}^i \rightarrow Q_{l_{i,1}}) \wedge C_{ld}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C, \sigma(z_i)))$. In this output transition, program I_{ld} sends z_i through channel C . C_{ld}^i holds because $\sigma \models isLdRes(z_i) \wedge isValidCap(z_i.cap)$. Hence, this verification holds.

Since $Q_{l_{ld}}^i \rightarrow \psi_{ld}^i$, the post-condition of program I_{ld} is satisfied. \square

5.6 Third Lemma: External Delegation

The Third lemma indicates that delegating a valid p-cap by the delegator process creates a valid p-cap for a process inside another node. This operation requires that both intermediate controllers and the resource controller participate. We formally define the lemma and proof it.

Lemma 3. *Given two processes with unique PIDs inside different process nodes, delegating a valid capability from the first process to the second process causes that the receiver and the delegator processes receive a valid p-cap and a valid indicator, respectively.*

Proof. We use the assumption-commitment technique to prove the lemma.

To proof the lemma, we model the intermediate controller, operating at the delegator-process side, the resource controller, and the intermediate controller, operating at the receiver-process side, in a external-delegation operation by programs $I_{rd}^d \stackrel{\text{def}}{=} (L_{rd}^{i_d}, T_{rd}^{i_d}, S_{rd}^{i_d}, t_{rd}^{i_d})$, $R_{rd} \stackrel{\text{def}}{=} (L_{rd}^r, T_{rd}^r, S_{rd}^r, t_{rd}^r)$, and $I_{rd}^r \stackrel{\text{def}}{=} (L_{rd}^{i_r}, T_{rd}^{i_r}, S_{rd}^{i_r}, t_{rd}^{i_r})$, respectively. Figure 10 depicts these three programs and their syntactic interfaces. The messages are exchanged between the programs via the channels to handle external-delegation requests. In addition, figures 11a, 11b, and 11c illustrate sequential diagrams of programs I_{rd}^d , R_{rd} , and I_{rd}^r , respectively. In the next step, we prove that the receiver process will receive a valid p-cap. In addition, we prove that process the delegator process receives a valid indicator capability.




Figure 11: external-Delegation Processes.

5.6.1 External Delegation - Delegating-Side Intermediate Controller

Program I_{rd}^d receives a external-delegation request from the process via channel A , creates a corresponding request for program R_{rd} , and sends it through channel C . Furthermore, It receives the response from program R_{rd} via channel D . Program I_{rd}^d updates its capability tree when it receives an i-cap from the resource controller by inserting the indicator capability inside its tree. In addition, it creates the corresponding indicator capability for the inserted capability inside its tree. Finally, program I_{rd}^d creates a response for the process and sends the indicator inside the response to the process through channel B . The conditions and functions of I_{rd}^d are as follow:

$$\begin{aligned}
init_{rd}^{i_d}(\sigma) &= (\sigma : rootPtr \mapsto getRoot(\sigma(icTree))), \\
f_{i,1}(\sigma) &= (\sigma : y_i \mapsto genRdReq(\sigma(rootPtr), \sigma(x_i))), \\
f_{i,2}(\sigma) &= (\sigma : pIndCap \mapsto insert(\sigma(icTree), \sigma(z_i))), \\
f_{i,3}(\sigma) &= (\sigma : w_i \mapsto genRdConfRes(\sigma(x), \sigma(pIndCap)))
\end{aligned}$$

The A-C formula for process I_{rd}^d is as follows:

$$\vdash \langle Ass_{rd}^{i_d}, C_{rd}^{i_d} \rangle \{ \varphi_{rd}^{i_d} \} I_{rd}^d \{ \psi_{rd}^{i_d} \}$$

where the formal definition of $\varphi_{rd}^{i_d}$, $\psi_{rd}^{i_d}$, $Ass_{rd}^{i_d}$, and $C_{rd}^{i_d}$ are as follows:

$$\begin{aligned}
\varphi_{rd}^{i_d} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |icTree| > 1 \\
\psi_{rd}^{i_d} &\stackrel{\text{def}}{=} false \\
Ass_{rd}^{i_d} &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow \\
&\quad (isRdReq(last(A)) \wedge isValidCap(last(A).cap) \wedge \\
&\quad isUniquePID(last(A).spid) \wedge \\
&\quad isUniquePID(last(A).rpil))) \wedge \\
&\quad (\#C = \#D > 0 \rightarrow \\
&\quad \quad isRdConfRes(last(D)) \wedge isValidInd(last(D).cap))) \wedge \\
C_{rd}^{i_d} &\stackrel{\text{def}}{=} (\#A = \#B > 0 \rightarrow \\
&\quad isRdConfRes(last(B)) \wedge isValidInd(last(B).cap)) \wedge \\
&\quad (\#C > 0 \rightarrow (isRdReq(last(C)) \wedge isValidCap(last(C).cap) \wedge \\
&\quad isUniquePID(last(C).spid) \wedge isUniquePID(last(C).rpil)))
\end{aligned}$$

The assertion network for I_{rd}^d is as follows:

$$\begin{aligned}
Q_{s_{rd}}^{i_d} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |icTree| > 1 \\
Q_{l_{i,1}} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D \\
Q_{l_{i,2}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge \\
&\quad isRdReq(last(A)) \wedge isValidCap(last(A).cap) \wedge \\
&\quad isUniquePID(last(A).spid) \wedge isUniquePID(last(A).rpil) \\
Q_{l_{i,3}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge \\
&\quad isRdReq(y_i) \wedge isValidInd(y_i.cap) \wedge isUniquePID(y_i.spil) \wedge \\
&\quad isUniquePID(y_i.rpil) \\
Q_{l_{i,4}} &\stackrel{\text{def}}{=} \#A = \#B = (\#A - 1) = (\#C - 1) \wedge last(A) = x_i \wedge last(C) = y_i \\
Q_{l_{i,5}} &\stackrel{\text{def}}{=} \#A = \#C = \#D = (\#B + 1) \wedge last(A) = x_i \wedge last(C) = y_i \wedge \\
&\quad last(D) = z_i \wedge isRdConfRes(last(D)) \wedge isValidInd(last(D).cap) \\
Q_{l_{i,6}} &\stackrel{\text{def}}{=} \#A = \#C = \#D = (\#B + 1) \wedge last(A) = x_i \wedge last(C) = y_i \wedge \\
&\quad last(D) = z_i \wedge isValidInd(pIndCap) \\
Q_{l_{i,7}} &\stackrel{\text{def}}{=} \#A = \#C = \#D = (\#B + 1) \wedge last(A) = x_i \wedge last(C) = y_i \wedge \\
&\quad last(D) = z_i \wedge isRdConfRes(w_i) \wedge isValidInd(w_i.cap) \\
Q_{l_{rd}}^{i_d} &\stackrel{\text{def}}{=} false
\end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{rd}^{id} , commitment C_{rd}^{id} , and channels A, B, C , and D .

- $\models Q_{s_{rd}}^{id} \rightarrow C_{rd}^{id}$ follows from the above definitions.
- $\models Q_{s_{rd}}^{id} \wedge Ass_{rd}^{id} \rightarrow Q_{l_{i,1}} \circ init_{rd}^{id}$. In this internal transition, just function $init_{rd}^{id}$ gets a pointer to the root of the capability tree. Hence, this verification holds.
- $\models Q_{l_{i,1}} \wedge Ass_{rd}^{id} \rightarrow ((Ass_{rd}^{id} \rightarrow Q_{l_{i,2}}) \wedge C_{rd}^{id}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_i, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value v . In this input transition, just communication through channel A took place, and function g assigns the received value to x_i . Since $\#A > 0$, the first implication of Ass_{rd}^{id} satisfies it is a external-delegation request, $last(A).cap$ is a valid indicator capability, and the delegator and receiver $PIDs$ are unique. Thus, this verification holds.
- $\models Q_{l_{i,2}} \wedge Ass_{rd}^{id} \rightarrow Q_{l_{i,3}} \circ f_{i,1}$. In this internal transition, function $f_{i,1}$ creates a external-revocation request and assigns it to variable y_i , such that $isRdReq(y_i) = true$, $y_i.spid = last(A).spid$, and $y_i.rpid = last(A).rpid$. Hence, the delegator and receiver $PIDs$ in the new request are unique because Ass_{ra}^i indicates that both $PIDs$ inside the request from the process are unique. Thus, this verification holds.
- $\models Q_{l_{i,3}} \wedge Ass_{rd}^{id} \rightarrow ((Ass_{rd}^{id} \rightarrow Q_{l_{i,4}}) \wedge C_{rd}^{id}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C, \sigma(y_i)))$. In this output transition, program I_{rd}^d sends y_i through channel C . C_{rd}^{id} holds because $last(C) = \sigma(y_i)$, $isRdReq(y_i)$, and both $y_i.spid$ and $y_i.rpid$ are unique. Hence, this verification holds.
- $\models Q_{l_{i,4}} \wedge Ass_{rd}^{id} \rightarrow ((Ass_{rd}^{id} \rightarrow Q_{l_{i,5}}) \wedge C_{rd}^{id}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : z_i, h \mapsto v, \sigma(h).(D, v))$ for arbitrary value v . In this input transition, a communication through channel D took place, and function g assigns the received value to z_i . Since $\#D > 0$, Ass_{rd}^{id} implies that $isRdConfRes(last(D))$ and $isValidInd(last(D).cap)$. Thus, this verification holds.
- $\models Q_{l_{i,5}} \wedge Ass_{rd}^{id} \rightarrow Q_{l_{i,6}} \circ f_{i,2}$. In this internal transition, function $f_{i,2}$ inserts the received intermediate indicator into the capability tree and returns $pIndCap$ that points to it inside the tree. We have $isValidCap(pIndCap)$ because $ValidInd(last(D).cap)$, and $pIndCap$ points to the it after the intermediate controller inserts it inside the tree. Thus, this verification holds.
- $\models Q_{l_{i,6}} \wedge Ass_{rd}^{id} \rightarrow Q_{l_{i,7}} \circ (f_{i,3} \circ f_{i,2})$. In this internal transition, function $f_{i,3}$ creates a external-delegation confirmation response for the process and assigns it to w_i , wherein $w_i.cap = pIndCap$. Thus, this verification holds.
- $\models Q_{l_{i,7}} \wedge Ass_{rd}^{id} \rightarrow ((Ass_{rd}^{id} \rightarrow Q_{l_{i,1}}) \wedge C_{rd}^{id}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(w_i)))$. In this output transition, program I_{rd}^d sends w_i through channel B . C_{rd}^{id} holds because $\sigma \models isRdConfRes(w_i) \wedge isValidInd(w_i.cap)$. Hence, this verification holds.

Since $Q_{l_{i,7}} \rightarrow \psi_{rd}^{id}$, the post-condition of program I_{rd}^d is satisfied.

5.6.2 External Delegation - Resource Controller

Program R_{rd} receives a external-delegation request from program I_{rd}^d via channel C . In the next step, program R_{rd} creates the delegated capability and inserts it inside the capability tree. Furthermore, it creates the delegated resource capability's corresponding intermediate and indicator capabilities. Afterward, program R_{rd} creates the external-delegation and confirmation responses and inserts the intermediate and indicator capabilities inside them. Finally, it sends the responses through channels E and D toward programs I_{rd}^r and I_{rd}^d , respectively. The functions of R_{rd} are as follows:

$$\begin{aligned} \text{init}_{rd}^r(\sigma) &= (\sigma : \text{rootPtr} \mapsto \text{getRoot}(\sigma(\text{rcTree}))), \\ f_{r,1}(\sigma) &= (\sigma : \text{indCap} \mapsto \text{delegate}(\sigma(\text{rootPtr}), \sigma(x_r))), \\ f_{r,2}(\sigma) &= (\sigma : \text{iCap} \mapsto \text{genCapFromInd}(\sigma(\text{indCap}), \sigma(\text{indCap}))), \\ f_{r,3}(\sigma) &= (\sigma : y_r \mapsto \text{genRdRes}(\sigma(x_r), \sigma(\text{iCap}))), \\ f_{r,3}(\sigma) &= (\sigma : z_r \mapsto \text{genRdConfRes}(\sigma(x_r), \sigma(\text{indCap}))), \end{aligned}$$

where rcTree is the resource-capability tree, indCap is an intermediate indicator, and iCap is an intermediate capability.

The A-C formula for process R_{rd} is as follows:

$$\vdash \langle \text{Ass}_{rd}^r \ C_{rd}^r \rangle \{ \varphi_{rd}^r \} R_{rd} \{ \psi_{rd}^r \}$$

where the formal definition of φ_r , ψ_r , Ass_r , and C_r are as follows:

$$\begin{aligned} \varphi_{rd}^r &\stackrel{\text{def}}{=} \#C = \#D = \#E = 0 \wedge |\text{rcTree}| \geq 1 \\ \psi_{rd}^r &\stackrel{\text{def}}{=} \text{false} \\ \text{Ass}_{rd}^r &\stackrel{\text{def}}{=} (\#C > 0 \rightarrow \\ &\quad (\text{isRdReq}(\text{last}(C)) \wedge \text{isValidInd}(\text{last}(C).\text{cap}) \wedge \\ &\quad \text{isUniquePID}(\text{last}(C).\text{spid}) \wedge \\ &\quad \text{isUniquePID}(\text{last}(C).\text{rpId}))) \\ C_{rd}^r &\stackrel{\text{def}}{=} (\#C = \#D > 0 \rightarrow \\ &\quad (\text{isRdConfRes}(\text{last}(D)) \wedge \text{isValidInd}(\text{last}(D).\text{cap}))) \wedge \\ &\quad (\#C = \#E > 0 \rightarrow \\ &\quad (\text{isRdRes}(\text{last}(E)) \wedge \text{isValidCap}(\text{last}(E).\text{cap}))) \end{aligned}$$

The assertion network for R_{rd} is as follows:

$$\begin{aligned} Q_{s_{rd}} &\stackrel{\text{def}}{=} \#C = \#D = \#E = 0 \wedge |\text{rcTree}| \geq 1 \\ Q_{r_1} &\stackrel{\text{def}}{=} \#C = \#D = \#E \\ Q_{r_2} &\stackrel{\text{def}}{=} \#D = \#E = (\#C - 1) \wedge \text{last}(C) = x_r \wedge \text{isRdReq}(\text{last}(C)) \wedge \\ &\quad \text{isValidInd}(\text{last}(C).\text{cap}) \wedge \text{isUniquePID}(\text{last}(C).\text{spid}) \wedge \end{aligned}$$

$$\begin{aligned}
& isUniquePID(last(C).rpId) \\
Q_{r_3} & \stackrel{\text{def}}{=} \#D = \#E = (\#C - 1) \wedge last(C) = x_r \wedge isValidInd(indCap) \\
Q_{r_4} & \stackrel{\text{def}}{=} \#D = \#E = (\#C - 1) \wedge last(C) = x_r \wedge isValidInd(indCap) \wedge \\
& isRdRes(y_r) \wedge isValidCap(y_r.cap) \\
Q_{r_5} & \stackrel{\text{def}}{=} \#C = \#E = (\#D + 1) \wedge last(C) = x_r \wedge last(E) = y_r \wedge \\
& isRdConfRes(z_r) \wedge isValidInd(z_r.cap) \\
Q_{rd} & \stackrel{\text{def}}{=} false
\end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{rd}^r , commitment C_{rd}^r , and channels C , D , and E .

- $\models Q_{rd}^r \rightarrow C_{rd}^r$ follows from the above definitions.
- $\models Q_{rd}^r \wedge Ass_{rd}^r \rightarrow Q_{l_{r,1}} \circ init_{rd}^r$. In this internal transition, just function $init_{rd}^r$ gets a pointer to the root of the capability tree. Hence, this verification holds.
- $\models Q_{l_{r,1}} \wedge Ass_{rd}^r \rightarrow ((Ass_{rd}^r \rightarrow Q_{r_2}) \wedge C_{rd}^r) \circ$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_r, h \mapsto v, \sigma(h).(C, v))$ for arbitrary v . In this input transition, a communication through channel C just took place. Function g assigns the last received value from channel C to x_r . Since $\#C > 0$, the first implication of Ass_{rd}^r satisfies $isRdReq(last(C))$, $isUniquePID(last(C).spId)$, $isUniquePID(last(C).rpId)$, and $isValidInd(last(C).cap)$ predicates. C_{rd}^r holds since neither $\#C = \#D$ nor $\#C = \#E$. Thus, this verification holds.
- $\models Q_{l_{r,2}} \wedge Ass_{rd}^r \rightarrow Q_{l_{r,3}} \circ (unlockTree \circ f_{r,1})$. In this internal transition, function $f_{r,1}$ delegates the capability and inserts the newly generated capability into the capability tree. Furthermore, function $f_{r,1}$ returns a valid indicator capability that points to the inserted resource capability inside the tree. Variable $indCap$ keeps the returned intermediate indicator. Hence, we have $\sigma' \models isValidInd(indCap)$. Thus, this verification holds.
- $\models Q_{l_{r,3}} \wedge Ass_{rd}^r \rightarrow Q_{l_{r,4}} \circ (f_{r,3} \circ f_{r,2})$. In this internal transition, function $f_{r,2}$ generates a intermediate capability from the newly generated resource capability and assign it to variable $iCap$. Hence, we have $isValidCap(iCap)$. Afterward, function $f_{r,3}$ creates external-delegation response and inserts $iCap$ as its capability. Thus, this verification holds.
- $\models Q_{l_{r,4}} \wedge Ass_{rd}^r \rightarrow ((Ass_{rd}^r \rightarrow Q_{l_{r,5}}) \wedge C_{rd}^r) \circ (f_{r,3} \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(E, \sigma(y_r)))$. In this output transition, program R_{rd} sends y_r through channel E . Commitment C_{rd}^r holds because we have $isRdRes(y_r)$ and $isValidCap(y_r.cap)$. Afterward, function $f_{r,3}$ creates a external-delegation confirmation response, inserts $indCap$ as its capability, and assigns it to variable z_r . Hence, it satisfies both $isRdConfRes(z_r)$ and $isValidInd(z_r.cap)$. Thus, this verification holds.
- $\models Q_{l_{r,5}} \wedge Ass_{rd}^r \rightarrow ((Ass_{rd}^r \rightarrow Q_{l_{r,1}}) \wedge C_{rd}^r) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y_r)))$. In this output transition, program R_{rd} sends z_r through channel

B. Commitment C_{rd}^r holds because we have $isRdConfRes(z_r)$ and $isValidInd(z_r.cap)$. Thus, this verification holds.

Since $Q_{rd}^r \rightarrow \psi_{rd}^r$, the post-condition of program R_{rd} is satisfied.

5.6.3 External Delegation - Receiving-Side Intermediate Controller

Program I_{rd}^r receives a external-delegation request from the process via channel E . Then, it updates its capability tree by inserting the received intermediate capability inside the tree. In addition, it creates the corresponding p-cap for the inserted i-cap. Finally, program I_{rd}^r creates a external-delegation response for the receiving process and sends the p-cap inside the response to the process through channel B. The functions of I_{rd}^r are as follows:

$$\begin{aligned} init_{rd}^i(\sigma) &= (\sigma : rootPtr \mapsto getRoot(\sigma(icTree))), \\ f_{i,1}(\sigma) &= (\sigma : pCap \mapsto insert(\sigma(rootPtr), \sigma(x_i.cap))) \\ f_{i,2}(\sigma) &= (\sigma : y_i \mapsto genRdRes(\sigma(x_i), \sigma(pCap))), \end{aligned}$$

The A-C formula for process I_{rd}^d is as follows:

$$\vdash \langle Ass_{rd}^{i_r}, C_{rd}^{i_r} \rangle \{ \varphi_{rd}^{i_r} \} I_{rd}^r \{ \psi_{rd}^{i_r} \}$$

where the formal definition of $\varphi_{rd}^{i_r}$, $\psi_{rd}^{i_r}$, $Ass_{rd}^{i_r}$, and $C_{rd}^{i_r}$ are as follows:

$$\begin{aligned} \varphi_{rd}^{i_r} &\stackrel{\text{def}}{=} \#E = \#F = 0 \wedge |icTree| \geq 1 \\ \psi_{rd}^{i_r} &\stackrel{\text{def}}{=} false \\ Ass_{rd}^{i_r} &\stackrel{\text{def}}{=} \#E > 0 \rightarrow \\ &\quad (isRdRes(last(E)) \wedge isValidCap(last(E).cap)) \\ C_{rd}^{i_r} &\stackrel{\text{def}}{=} \#E = \#F > 0 \rightarrow \\ &\quad isRdRes(last(F)) \wedge isValidCap(last(F).cap) \end{aligned}$$

The assertion network for I_{rd}^r is as follows:

$$\begin{aligned} Q_{s_{rd}} &\stackrel{\text{def}}{=} \#E = \#F = 0 \wedge |icTree| \geq 1 \\ Q_{l_{i,1}} &\stackrel{\text{def}}{=} \#E = \#F \\ Q_{l_{i,2}} &\stackrel{\text{def}}{=} \#F = (\#E - 1) \wedge last(E) = x_i \wedge \\ &\quad isRdRes(last(E)) \wedge isValidCap(last(E).cap) \\ Q_{l_{i,3}} &\stackrel{\text{def}}{=} \#F = (\#E - 1) \wedge last(E) = x_i \wedge \\ &\quad isValidCap(pCap) \\ Q_{l_{i,4}} &\stackrel{\text{def}}{=} \#F = (\#E - 1) \wedge last(E) = x_i \wedge \end{aligned}$$

$$isRdRes(y_i) \wedge isValidCap(y_i.cap))$$

$$Q_{i_d}^{i_r} \stackrel{\text{def}}{=} false$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption $Ass_{rd}^{i_r}$, commitment $C_{rd}^{i_r}$, and channels E and F .

- $\models Q_{s_{rd}^{i_r}} \rightarrow C_{rd}^{i_r}$ follows from the above definitions.
- $\models Q_{s_{rd}^{i_r}} \wedge Ass_{rd}^{i_r} \rightarrow Q_{l_{i,1}} \circ init_{rd}^{i_r}$. In this internal transition, just function $init_{rd}^{i_r}$ gets a pointer to the root of the capability tree. Hence, this verification holds.
- $\models Q_{l_{i,1}} \wedge Ass_{rd}^{i_r} \rightarrow ((Ass_{rd}^{i_r} \rightarrow Q_{l_{i,2}}) \wedge C_{rd}^{i_r}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_i, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value v . In this input transition, just communication through channel A took place, and function g assigns the received value to x_i . Since $\#A > 0$, the first implication of $Ass_{rd}^{i_r}$ satisfies that the last received message is a external-delegation response, and the capability inside it is a valid intermediate capability. Thus, this verification holds.
- $\models Q_{l_{i,2}} \wedge Ass_{rd}^{i_r} \rightarrow Q_{l_{i,3}} \circ f_{i,1}$. In this internal transition, function $f_{i,1}$ inserts the received intermediate capability into the capability tree and returns $pCap$ that points to it inside the tree. Hence, we have $isValidCap(pCap)$. Thus, this verification holds.
- $\models Q_{l_{i,3}} \wedge Ass_{rd}^{i_r} \rightarrow Q_{l_{i,4}} \circ (f_{i,2} \circ unlockTree)$. In this internal transition, function $f_{i,2}$ creates a external-delegation response for the process and assigns it to y_i , wherein $y_i.cap = pCap$. Hence, this verification holds.
- $\models Q_{l_{i,4}} \wedge Ass_{rd}^{i_r} \rightarrow ((Ass_{rd}^{i_r} \rightarrow Q_{l_{i,1}}) \wedge C_{rd}^{i_r}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(F, \sigma(y_i)))$. In this output transition, program I_{rd}^r sends y_i through channel F . $C_{rd}^{i_r}$ holds because $\sigma \models isRdRes(y_i) \wedge isValidCap(y_i.cap)$. Thus, this verification holds.

Since $Q_{s_{rd}^{i_r}} \rightarrow \psi_{rd}^{i_r}$, the post-condition of program I_{rd}^r is satisfied.

5.6.4 External Delegation - Parallel Composition

This section presents the parallel composition of the external-delegation components based on the described rule in 1. Consider the parallel composition $R_{rd} \parallel I_{rd}^d \parallel I_{rd}^r$. Program R_{rd} satisfies the assumption-commitment pair (Ass_{rd}^r, C_{rd}^r) as follows:

$$\vdash \langle Ass_{rd}^r, C_{rd}^r \rangle \{ \varphi_{rd}^r \} R_{rd} \{ \psi_{rd}^r \}$$

where the formal definition of φ_r , ψ_r , Ass_r , and C_r are as follows:

$$\varphi_{rd}^r \stackrel{\text{def}}{=} \#C = \#D = \#E = 0 \wedge |rcTree| \geq 1$$

$$\psi_{rd}^r \stackrel{\text{def}}{=} false$$

$$\begin{aligned}
Ass_{rd}^r &\stackrel{\text{def}}{=} (\#C > 0 \rightarrow \\
&\quad (isRdReq(last(C)) \wedge isValidInd(last(C).cap) \wedge \\
&\quad isUniquePID(last(C).spid) \wedge \\
&\quad isUniquePID(last(C).rpid))) \\
C_{rd}^r &\stackrel{\text{def}}{=} (\#C = \#D > 0 \rightarrow \\
&\quad (isRdConfRes(last(D)) \wedge isValidInd(last(D).cap))) \wedge \\
&\quad (\#C = \#E > 0 \rightarrow \\
&\quad (isRdRes(last(E)) \wedge isValidCap(last(E).cap)))
\end{aligned}$$

Program I_{rd}^d satisfies the assumption-commitment pair $(Ass_{rd}^{i_d}, C_{rd}^{i_d})$ as follows:

$$\vdash \langle Ass_{rd}^{i_d}, C_{rd}^{i_d} \rangle \{ \varphi_{rd}^{i_d} \} I_{rd}^d \{ \psi_{rd}^{i_d} \}$$

where the formal definition of $\varphi_{rd}^{i_d}$, $\psi_{rd}^{i_d}$, $Ass_{rd}^{i_d}$, and $C_{rd}^{i_d}$ are as follows:

$$\begin{aligned}
\varphi_{rd}^{i_d} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |icTree_d| > 1 \\
\psi_{rd}^{i_d} &\stackrel{\text{def}}{=} false \\
Ass_{rd}^{i_d} &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow \\
&\quad (isRdReq(last(A)) \wedge isValidCap(last(A).cap) \wedge \\
&\quad isUniquePID(last(A).spid) \wedge \\
&\quad isUniquePID(last(A).rpid))) \wedge \\
&\quad (\#C = \#D > 0 \rightarrow \\
&\quad isRdConfRes(last(D)) \wedge isValidInd(last(D).cap))) \wedge \\
C_{rd}^{i_d} &\stackrel{\text{def}}{=} (\#A = \#B > 0 \rightarrow \\
&\quad isRdConfRes(last(B)) \wedge isValidInd(last(B).cap)) \wedge \\
&\quad (\#C > 0 \rightarrow \\
&\quad (isRdReq(last(C)) \wedge isValidCap(last(C).cap) \wedge \\
&\quad isUniquePID(last(C).spid) \wedge isUniquePID(last(C).rpid)))
\end{aligned}$$

Program I_{rd}^r satisfies the assumption-commitment pair $(Ass_{rd}^{i_r}, C_{rd}^{i_r})$ as follows:

$$\vdash \langle Ass_{rd}^{i_r}, C_{rd}^{i_r} \rangle \{ \varphi_{rd}^{i_r} \} I_{rd}^r \{ \psi_{rd}^{i_r} \}$$

where the formal definition of $\varphi_{rd}^{i_r}$, $\psi_{rd}^{i_r}$, $Ass_{rd}^{i_r}$, and $C_{rd}^{i_r}$ are as follows:

$$\begin{aligned}
\varphi_{rd}^{i_r} &\stackrel{\text{def}}{=} \#E = \#F = 0 \wedge |icTree_r| \geq 1 \\
\psi_{rd}^{i_r} &\stackrel{\text{def}}{=} false \\
Ass_{rd}^{i_r} &\stackrel{\text{def}}{=} \#E > 0 \rightarrow \\
&\quad (isRdRes(last(E)) \wedge isValidCap(last(E).cap))
\end{aligned}$$

$$C_{rd}^{ir} \stackrel{\text{def}}{=} \#E = \#F > 0 \rightarrow \\ isRdRes(last(F)) \wedge isValidCap(last(F).cap)$$

By applying the parallel composition rule, we deduce as follows:

$$\vdash \langle Ass_{rd}, C_{rd} \rangle \\ \{\varphi_{rd}\} R_{ra} \parallel I_{rd}^d \parallel I_{rd}^r \{\psi_{rd}\}$$

where the formal definition of φ_{rd} , ψ_{rd} , Ass_{rd} , and C_{rd} are as follows:

$$\begin{aligned} \varphi_{rd} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = \#E = \#F = 0 \wedge |rcTree| \geq 1 \wedge \\ &\quad |icTree_d| \geq 1 \wedge |icTree_r| \geq 1 \\ \psi_{rd} &\stackrel{\text{def}}{=} false \\ Ass_{rd} &\stackrel{\text{def}}{=} \#A > 0 \rightarrow \\ &\quad (isRdReq(last(A)) \wedge isValidCap(last(A).cap) \wedge \\ &\quad isUniquePID(last(A).spid) \wedge \\ &\quad isUniquePID(last(A).rpil)) \\ C_{rd} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = \#E = \#F > 0 \rightarrow \\ &\quad (isRdConfRes(last(B)) \wedge isValidInd(last(B).cap) \\ &\quad (isRdRes(last(F)) \wedge isValidCap(last(F).cap)) \end{aligned}$$

□

5.7 Fourth Lemma: External Revocation

The fourth lemma is about the external-revocation operation. We first describe the external revocation instead of the internal revocation because a process may re-delegate a internally delegated capability to a external process. Hence, a internal-revocation operation may implicitly include several external-revocation operations. The fourth lemma indicates that the external revocation of a valid p-cap by the delegator process will invalidate the delegated p-cap owned by another process inside another node. Since it is a external-revocation operation, the intermediate controller in the delegator-process side and the resource controller handle the revocation together We formally define the lemma and proof it.

Lemma 4. *Given a process with a unique PID in a process node, an intermediate controller in the same node, and a resource controller in a resource node, revoking a delegated p-cap, which points to a resource inside the resource node, to another process inside another node invalidates the delegated p-cap.*

Proof. We use the assumption-commitment technique to prove the lemma.




Figure 12: Syntactic Interfaces of the external-revocation Programs.

We model the intermediate controller, operating at the delegator-process side, and the resource controller in a external-revocation operation by programs $I_{rr} \stackrel{\text{def}}{=} (L_{rr}^i, T_{rr}^i, s_{rr}^i, t_{rr}^i)$ and $R_{rr} \stackrel{\text{def}}{=} (L_{rr}^r, T_{rr}^r, s_{rr}^r, t_{rr}^r)$, respectively. The programs and the process exchange messages via synchronous channels to handle external-revocation requests. Figure 12 depicts these two programs and their syntactic interfaces. Furthermore, figures 13a and 13b illustrate sequential diagrams of programs I_{rr} and R_{rr} , respectively. In the next step, we prove that when the process sends a external-revocation request, programs I_{rr} and R_{rr} revoke the delegated capability and all its re-delegated capabilities.

We need to define a loop-invariant for program I_{rr} and a loop-invariant for program R_{rr} to prove the correctness of the lemma. When an intermediate controller conducts a external-delegation operation, it inserts an indicator capability as the child of the delegated capability inside its capability tree. There would be no sub-tree after the inserted capability inside the tree because of its indicator type. On the other hand, the resource controller inserts a r-cap inside its capability tree. Hence, the capability may have a sub-tree because of the re-delegation(s).

5.7.1 External Revocation - Intermediate Controller

Program I_{rr} receives a external-revocation request from the process via channel A. The request contains a valid process indicator that points to an intermediate indicator inside the intermediate-capability tree. In the next step, program I_{rr} copies the intermediate indicator and removes it from the tree afterward. Furthermore, it creates a corresponding external-revocation request and sends it through channel C to program R_{rr} . Finally, when program I_{rr} receives the response from program R_{rr} via channel D, it creates a response for the process and sends the response toward the process through channel B. The functions of I_{rr} are as follow:

$$\begin{aligned}
 \text{init}_{rr}^i(\sigma) &= (\sigma : \text{rootPtr} \mapsto \text{getRoot}(\sigma(\text{icTree}))), \\
 f_{i,1}(\sigma) &= (\sigma : \text{iIndCap} \mapsto \text{revoke}(\sigma(\text{rootPtr}), \sigma(x_i.\text{cap}))), \\
 f_{i,2}(\sigma) &= (\sigma : y_i \mapsto \text{genRrReq}(\sigma(x_i), \sigma(\text{iIndCap}))), \\
 f_{i,3}(\sigma) &= (\sigma : w_i \mapsto \text{genRevConfRes}(\sigma(z_i)))
 \end{aligned}$$

The A-C formula for program I_{rr} is as follows:

$$\vdash \langle \text{Ass}_{rr}^i, C_{rr}^i \rangle \{ \varphi_{rr}^i \} I_{rr} \{ \psi_{rr}^i \}$$




Figure 13: external Revocation Programs.

where the formal definition of φ_{rr}^i , ψ_{rr}^i , Ass_{rr}^i , and C_{rr}^i are as follows:

$$\begin{aligned}
 \varphi_{rr}^i &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |icTree| \geq 1 \\
 \psi_{rr}^i &\stackrel{\text{def}}{=} false \\
 Ass_{rr}^i &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow \\
 &\quad isRrReq(last(A)) \wedge isUniquePID(last(A).spid)) \\
 &\quad isValidInd(last(A).cap) \wedge \\
 &\quad (\#C = \#D > 0 \rightarrow isRrConfRes(last(D))) \\
 C_{rr}^i &\stackrel{\text{def}}{=} (\#A = \#B = \#C = \#D > 0 \rightarrow isRrConfRes(last(B))) \wedge \\
 &\quad (\#C > 0 \rightarrow isRrConfRes(last(C)))
 \end{aligned}$$

The assertion network for I_{rr} is as follows:

$$\begin{aligned}
 Q_{s_{rr}^i} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |icTree| \geq 2 \\
 Q_{l_{i,1}} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D \wedge |icTree| \geq 2 \\
 Q_{l_{i,2}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge |icTree| > 2 \wedge \\
 &\quad isRrReq(last(A)) \wedge isUniquePID(last(A).spid) \wedge \\
 &\quad isValidInd(last(A).cap)
 \end{aligned}$$

$$\begin{aligned}
Q_{l_{i,3}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge \text{last}(A) = x_i \wedge |\text{icTree}| \geq 2 \wedge \\
&\quad \text{isValidInd}(i\text{IndCap}) \wedge \text{isTreeLocked} \\
Q_{l_{i,5}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge \text{last}(A) = x_i \wedge |\text{icTree}| \geq 2 \wedge \\
&\quad \text{isRrReq}(y_i) \wedge \text{isUniquePID}(y_i.\text{spid}) \wedge \text{isValidInd}(y_i.\text{cap}) \\
Q_{l_{i,6}} &\stackrel{\text{def}}{=} \#B = \#D = (\#A - 1) = (\#C - 1) \wedge \text{last}(A) = x_i \wedge \text{last}(C) = y_i \wedge \\
&\quad |\text{icTree}| \geq 2 \\
Q_{l_{i,7}} &\stackrel{\text{def}}{=} \#A = \#C = \#D = (\#B + 1) \wedge \text{last}(A) = x_i \wedge \text{last}(C) = y_i \wedge \\
&\quad \text{last}(D) = z_i \wedge \text{isRrConfRes}(z_i) \wedge |\text{icTree}| \geq 2 \\
Q_{l_{i,8}} &\stackrel{\text{def}}{=} \#A = \#C = \#D = (\#B + 1) \wedge \text{last}(A) = x_i \wedge \text{last}(C) = y_i \wedge \\
&\quad \text{last}(D) = z_i \wedge |\text{icTree}| \geq 2 \wedge \text{isRrConfRes}(w_i) \\
Q_{t_{rr}^i} &\stackrel{\text{def}}{=} \text{false}
\end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{rr}^i , commitment C_{rr}^i , and channels A , B , C , and D .

- $\models Q_{s_{rr}^i} \rightarrow C_{rr}^i$ follows from the above definitions.
- $\models Q_{s_{rr}^i} \wedge \text{Ass}_{rr}^i \rightarrow Q_{l_{i,1}} \circ \text{init}_{rr}^i$. In this internal transition, the size of the intermediate-capability tree does not change. Hence, this verification holds.
- $\models Q_{l_{i,1}} \wedge \text{Ass}_{rr}^i \rightarrow ((\text{Ass}_{rr}^i \rightarrow Q_{l_{i,2}}) \wedge C_{rr}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_i, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value v . In this input transition, just communication through channel A took place, and function g assigns the received value to x_i . Since $\#A > 0$, the first implication of Ass_{rr}^i satisfies $\text{isRrReq}(\text{last}(A))$, $\text{isUniquePID}(\text{last}(A).\text{spid})$, and $\text{isValidInd}(\text{last}(A).\text{cap})$. Furthermore, we have $\sigma' \models |\text{icTree}| > 2$ because $\text{isValidInd}(\text{last}(A).\text{cap})$ indicates that there is an intermediate indicator in addition to the root and the parent capability inside the tree. Thus, this verification holds.
- $\models Q_{l_{i,2}} \wedge \text{Ass}_{rr}^i \rightarrow Q_{l_{i,3}} \circ f_{i,1}$. In this internal transition, function $f_{i,1}$ copies the intermediate indicator inside the tree, which $\text{last}(A).\text{cap}$ points to it, removes it from the tree, and assigns the copied intermediate indicator to variable $i\text{IndCap}$ when it returns. Thus, this verification holds.
- $\models Q_{l_{i,3}} \wedge \text{Ass}_{rr}^i \rightarrow Q_{l_{i,4}} \circ f_{i,2}$. In this internal transition, function $f_{i,2}$ creates a capability-revocation request for program R_{rr} and assigns it to variable y_i , such that $\text{isRrReq}(y_i) = \text{true}$ and $y_i.\text{spid} = \text{last}(A).\text{spid}$. Furthermore, we have $\text{isUniquePID}(y_i.\text{spid}) = \text{true}$ because $\text{isUniquePID}(\text{last}(A).\text{spid}) = \text{true}$ and $y_i.\text{spid} = \text{last}(A).\text{spid}$. In addition, this transition satisfies $\text{isValidInd}(y_i.\text{cap})$ because we have $\text{isValidInd}(\text{indCap})$ and $y_i.\text{cap} = \text{indCap}$. Thus, this verification holds.
- $\models Q_{l_{i,4}} \wedge \text{Ass}_{rr}^i \rightarrow ((\text{Ass}_{rr}^i \rightarrow Q_{l_{i,5}}) \wedge C_{rr}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C, \sigma(y_i)))$. In this output transition, program I_{rr} sends y_i through channel

C . C_{rr}^i holds because $last(C) = \sigma(y_i)$ and $isRrReq(y_i)$, $isUniquePID(y_i.spid)$, and $isValidInd(y_i.cap)$. Hence, this verification holds.

- $\models Q_{l_{i,5}} \wedge Ass_{rr}^i \rightarrow ((Ass_{rr}^i \rightarrow Q_{l_{i,6}}) \wedge C_{rr}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : z_i, h \mapsto v, \sigma(h).(D, v))$ for arbitrary value v . In this input transition, a communication through channel D took place, and function g assigns the received value to z_i . Since $\#D > 0$, Ass_{rr}^i implies that $\sigma' \models isRrConfRes(z_i)$. Thus, this verification holds.
- $\models Q_{l_{i,6}} \wedge Ass_{rr}^i \rightarrow Q_{l_{i,7}} \circ f_{i,3}$. In this internal transition, function $f_{i,3}$ creates a external revocation-confirmation response for the process and assigns it to w_i such that $isRrConfRes(w_i)$. Hence, this verification holds.
- $\models Q_{l_{i,7}} \wedge Ass_{rr}^i \rightarrow ((Ass_{rr}^i \rightarrow Q_{l_{i,1}}) \wedge C_{rr}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(w_i)))$. In this output transition, program I_{rr} sends w_i through channel B . Commitment C_{rr}^i holds because $\sigma \models isRrConfRes(w_i)$. Hence, this verification holds.

Since $Q_{l_{rr}}^i \rightarrow \psi_{rr}^i$, the post-condition of program I_{rr} is satisfied.

5.7.2 External Revocation - Resource Controller

Program R_{rr} receives a capability-revocation request from program I_{rr} via channel B . In the next step, program R_{rr} removes the delegated capability and all re-delegated capabilities in its sub-tree. Finally, it sends a revocation-confirmation response toward program I_{rr} . The functions of R_{rr} are defined as follow:

$$\begin{aligned}
init_{rr}^r(\sigma) &= (\sigma : rootPtr \mapsto getRoot(\sigma(icTree))), \\
f_{r,1}(\sigma) &= (\sigma : subtreeList \mapsto revoke(\sigma(rootPtr), \sigma(x_r.cap))), \\
f_{r,2}(\sigma) &= (\sigma : isListEmpty \mapsto checkList(\sigma(subtreeList))), \\
f_{r,3}(\sigma) &= (\sigma : nextCap \mapsto getNextCap(\sigma(subtreeList))), \\
f_{r,4}(\sigma) &= (\sigma : revokeCap(\sigma(nextCap))), \\
f_{r,5}(\sigma) &= (\sigma : y_r \mapsto genRevConfRes(\sigma(x_r)))
\end{aligned}$$

The A-C formula for program R_{rr} is as follows:

$$\vdash \langle Ass_{rr}^r, C_{rr}^r \rangle \{ \varphi_{rr}^r \} R_{rr} \{ \psi_{rr}^r \}$$

where the formal definition of φ_{rr}^r , ψ_{rr}^r , Ass_{rr}^r , and C_{rr}^r are as follows:

$$\begin{aligned}
\varphi_{rr}^r &\stackrel{\text{def}}{=} \#C = \#D = 0 \wedge |rcTree| \geq 1 \\
\psi_{rr}^r &\stackrel{\text{def}}{=} false \\
Ass_{rr}^r &\stackrel{\text{def}}{=} \#C > 0 \rightarrow \\
&\quad (isRrReq(last(B)) \wedge isUniquePID(last(B).spid) \wedge \\
&\quad isValidInd(last(B).cap))
\end{aligned}$$

$$C_{rr}^r \stackrel{\text{def}}{=} \#C = \#D > 0 \rightarrow \text{isRrConfRes}(\text{last}(D))$$

The assertion network for R_{rr} is as follows:

$$\begin{aligned} Q_{s_{rr}} &\stackrel{\text{def}}{=} \#C = \#D = 0 \wedge |rcTree| \geq 2 \\ Q_{l_{r,1}} &\stackrel{\text{def}}{=} \#C = \#D \wedge |rcTree| \geq 2 \\ Q_{l_{r,2}} &\stackrel{\text{def}}{=} \#D = (\#C - 1) \wedge \text{last}(C) = x_r \wedge |rcTree| > 2 \wedge \\ &\quad \text{isRrReq}(\text{last}(C)) \wedge \text{isUniquePID}(\text{last}(C).\text{spid}) \wedge \\ &\quad \text{isValidInd}(\text{last}(C).\text{cap}) \\ Q_{l_{r,3}} &\stackrel{\text{def}}{=} \#D = (\#C - 1) \wedge \text{last}(C) = x_r \wedge |rcTree| \geq 2 \\ Q_{l_{r,4}} &\stackrel{\text{def}}{=} \#D = (\#C - 1) \wedge \text{last}(C) = x_r \wedge |rcTree| \geq 2 \wedge \neg \text{isListEmpty} \\ Q_{l_{r,5}} &\stackrel{\text{def}}{=} \#D = (\#C - 1) \wedge \text{last}(C) = x_r \wedge |rcTree| \geq 2 \wedge \text{isListEmpty} \wedge \\ &\quad \text{isRrConfRes}(y_r) \\ Q_{t_{rr}} &\stackrel{\text{def}}{=} \text{false} \end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{rr}^r , commitment C_{rr}^r , and channels C and D .

- $\models Q_{s_{rr}} \rightarrow C_{rr}^r$ follows from the above definitions.
- $\models Q_{s_{rr}} \wedge \text{Ass}_{rr}^r \rightarrow Q_{l_{r,1}} \circ \text{init}_{rr}^r$. In this internal transition, the size of the intermediate-capability tree does not change. Hence, this verification holds.
- $\models Q_{l_{r,1}} \wedge \text{Ass}_{rr}^r \rightarrow ((\text{Ass}_{rr}^r \rightarrow Q_{l_{r,2}}) \wedge C_{rr}^r) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_r, h \mapsto v, \sigma(h).(C, v))$ for arbitrary value v . In this input transition, just communication through channel C took place, and function g assigns the received value to x_r . Since $\#C > 0$, the first implication of Ass_{rr}^r satisfies $\text{isRrReq}(\text{last}(C))$, $\text{isUniquePID}(\text{last}(C).\text{spid})$, and $\text{isValidInd}(\text{last}(C).\text{cap})$. Furthermore, we have $\sigma' \models |rcTree| > 2$ because $\text{isValidInd}(\text{last}(C).\text{cap})$ indicates that there is a delegated resource capability in addition to the root and the parent capability inside the tree. Thus, this verification holds.
- $\models Q_{l_{r,2}} \wedge \neg \text{isListEmpty} \wedge \text{Ass}_{rr}^r \rightarrow Q_{l_{r,3}} \circ (f_{r,2} \circ f_{r,1})$. In this internal transition, function $f_{i,1}$ revokes the resource capability inside the tree, which $\text{last}(C).\text{cap}$ points to it. In addition, it returns the sub-tree of the resource capability as a list. Thus, we have $\sigma' \models |rcTree| \geq 2$. In the next step, function $f_{r,2}$ checks if the list is empty. Hence, this verification holds.
- $\models Q_{l_{r,3}} \wedge \neg \text{isListEmpty} \wedge \text{Ass}_{rr}^r \rightarrow Q_{l_{r,4}} \circ (f_{r,4} \circ f_{r,3})$. In this internal transition, the $\neg \text{isListEmpty}$ condition implies that $\sigma' \models \neg \text{isListEmpty}$. Hence, function $f_{i,3}$ gets the next resource capability that program R_{rr} should revoke. It assigns the next resource capability to variable nextCap . Thus, this verification holds.
- $\models Q_{l_{r,4}} \wedge \text{Ass}_{rr}^r \rightarrow Q_{l_{r,5}} \circ f_{r,2}$. In this internal transition, function $f_{r,2}$ checks if the list is empty. Hence, this verification holds.

- $\models Q_{l_{r,3}} \wedge isListEmpty \wedge Ass_{rr}^r \rightarrow Q_{l_{r,5}} \circ f_{r,5}$. In this internal transition, the *isListEmpty* condition implies that $\sigma' \models isListEmpty$. Hence, function $f_{r,5}$ generates a revocation-confirmation response and assigns it to variable y_r . Hence, this verification holds.
- $\models Q_{l_{r,5}} \wedge Ass_{rr}^r \rightarrow ((Ass_{rr}^r \rightarrow Q_{l_{r,1}}) \wedge C_{rr}^r) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(D, \sigma(y_r)))$. In this output transition, program R_{rr} sends y_r through channel D . Commitment C_{rr}^r holds because $\sigma \models isRrConfRes(y_r)$. Hence, this verification holds.

Since $Q_{l_{rr}}^r \rightarrow \psi_{rr}^r$, the post-condition of program R_{rr} is satisfied.

5.7.3 External Revocation - Parallel Composition

This section presents the parallel composition of the external-revocation components based on the described rule in 1. Consider the parallel composition $R_{rr} \parallel I_{rr}$. Program R_{rr} satisfies the assumption-commitment pair (Ass_{rr}^r, C_{rr}^r) as follows:

$$\vdash \langle Ass_{rr}^r, C_{rr}^r \rangle \{ \varphi_{rr}^r \} R_{rr} \{ \psi_{rr}^r \}$$

where the formal definition of φ_{rr}^r , ψ_{rr}^r , Ass_{rr}^r , and C_{rr}^r are as follows:

$$\begin{aligned} \varphi_{rr}^r & \stackrel{\text{def}}{=} \#C = \#D = 0 \wedge |rcTree| \geq 1 \\ \psi_{rr}^r & \stackrel{\text{def}}{=} false \\ Ass_{rr}^r & \stackrel{\text{def}}{=} \#C > 0 \rightarrow \\ & (isRrReq(last(B)) \wedge isUniquePID(last(B).spid) \wedge \\ & isValidInd(last(B).cap)) \\ C_{rr}^r & \stackrel{\text{def}}{=} \#C = \#D > 0 \rightarrow isRrConfRes(last(D)) \end{aligned}$$

Program I_{rr} satisfies the assumption-commitment pair (Ass_{rr}^i, C_{rr}^i) as follows:

$$\vdash \langle Ass_{rr}^i, C_{rr}^i \rangle \{ \varphi_{rr}^i \} I_{rr} \{ \psi_{rr}^i \}$$

where the formal definition of φ_{rr}^i , ψ_{rr}^i , Ass_{rr}^i , and C_{rr}^i are as follows:

$$\begin{aligned} \varphi_{rr}^i & \stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |icTree| \geq 1 \\ \psi_{rr}^i & \stackrel{\text{def}}{=} false \\ Ass_{rr}^i & \stackrel{\text{def}}{=} (\#A > 0 \rightarrow \\ & isRrReq(last(A)) \wedge isUniquePID(last(A).spid)) \wedge \\ & isValidInd(last(A).cap)) \wedge \\ & (\#C = \#D > 0 \rightarrow isRrConfRes(last(D))) \\ C_{rr}^i & \stackrel{\text{def}}{=} (\#A = \#B = \#C = \#D > 0 \rightarrow isRrConfRes(last(B))) \wedge \\ & (\#C > 0 \rightarrow isRrConfRes(last(C))) \end{aligned}$$

By applying the parallel composition rule, we deduce as follows:

$$\vdash \langle Ass_{rr}, C_{rr} \rangle \\ \{\varphi_{rr}\} R_{rr} \parallel I_{rr} \{\psi_{rr}\}$$

where the formal definition of φ_{rr} , ψ_{rr} , Ass_{rr} , and C_{rr} are as follows:

$$\begin{aligned} \varphi_{rr} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |rcTree| \geq 1 \wedge \\ &\quad |icTree| \geq 1 \\ \psi_{rr} &\stackrel{\text{def}}{=} false \\ Ass_{rr} &\stackrel{\text{def}}{=} \#A > 0 \rightarrow \\ &\quad (isRrReq(last(A)) \wedge isUniquePID(last(A).spid) \wedge \\ &\quad isValidInd(last(A).cap)) \\ C_{rr} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D > 0 \rightarrow isRrConfRes(last(B)) \end{aligned}$$

□

5.8 Fifth Lemma: Internal Revocation

The fifth lemma indicates that the internal revocation of a valid p-cap by the delegator process will invalidate the delegated p-cap to another process inside the same node. Furthermore, the revocation operation encompasses all the re-delegated capabilities from the first delegated capability. Consequently, the resource controller participates in the internal-revocation operation if one of the re-delegations includes a external delegation. We formally define the lemma and proof it.

Lemma 5. *Given a process with a unique PID in a process node, an intermediate controller in the same node, and a resource controller inside a resource node, revoking a delegated p-cap to another process inside the same node invalidates the delegated p-cap and all its internal and external re-delegations.*

Proof. We use the assumption-commitment technique to prove the lemma.

When a process receives a internally delegated capability, it may perform a internal or external re-delegation. This re-delegation can include both internal and external delegations. Hence, the intermediate and resource controllers must participate in revoking the delegated capability and all the re-delegated capability in its sub-tree. To perform the revocation, program I_r collects the delegated capabilities in a list. Then, it iterates through the list and revokes the capabilities.

We model the intermediate controller at the delegating-process side and the resource controllers in a external-revocation operation by programs $I_{rr} \stackrel{\text{def}}{=} (L_{lr}^i, T_{lr}^i, s_{lr}^i, t_{lr}^i)$




Figure 14: Syntactic Interfaces of the Internal-revocation Programs.

and $R_{rr} \stackrel{\text{def}}{=} (L_{rr}^r, T_{rr}^r, s_{rr}^r, t_{rr}^r)$, respectively. The programs and the process exchange messages via synchronous channels to handle internal-revocation and possible external-revocation requests. Figure 12 depicts these two programs and their syntactic interfaces. Program R_{rr} operates as explained in 5.7.1. Figures 15 and 13b illustrate sequential diagrams of programs I_{lr} and R_{rr} , respectively. In the next step, we prove that when the process sends a internal-revocation request, programs I_{lr} and R_{rr} revoke the delegated capability along with all the re-delegated capabilities in its sub-tree.

Program I_{lr} receives a internal capability-revocation request from program P_{lr} via channel A and removes the delegated capability and all its internal or external re-delegated capabilities from the capability tree with the participation of the resource controller. Finally, it returns revocation confirmation response to the process via channel B . The conditions and functions of I_{lr} are as follows:

$$\begin{aligned}
\text{init}_{lr}^i(\sigma) &= (\sigma : \text{rootPtr}, \text{isListEmpty} \mapsto \\
&\quad \text{getRoot}(\sigma(\text{icTree}), \text{true})), \\
f_{i,1}(\sigma) &= (\sigma : \text{capsList} \mapsto \\
&\quad \text{getDelegatedCapsList}(\sigma(\text{rootPtr}), \sigma(x_i.\text{cap}))), \\
f_{i,2}(\sigma) &= (\sigma : \text{isListEmpty} \mapsto \text{IsCapsListEmpty}(\sigma(\text{capsList}))), \\
f_{i,3}(\sigma) &= (\sigma : \text{nextCap} \mapsto \text{getNextCap}(\sigma(\text{capsList}))), \\
f_{i,4}(\sigma) &= (\sigma : \text{isIndCap} \mapsto \text{isIndCapability}(\sigma(\text{nextCap}))), \\
f_{i,5}(\sigma) &= (\sigma : \text{revokeCap}(\sigma(\text{nextCap}))), \\
f_{i,6}(\sigma) &= (\sigma : \text{iIndCap} \mapsto \text{revokeInd}(\sigma(\text{nextCap}))), \\
f_{i,7}(\sigma) &= (\sigma : y_i \mapsto \text{genRrReq}(\sigma(x_i), \sigma(\text{iIndCap}))), \\
f_{i,8}(\sigma) &= (\sigma : w_i \mapsto \text{genRevConfRes}(\sigma(z_i)))
\end{aligned}$$

The A-C formula for program I_{lr} is as follows:

$$\vdash \langle \text{Ass}_{lr}^i, C_{lr}^i \rangle \{ \varphi_{lr}^i \} I_{lr} \{ \psi_{lr}^i \}$$

The formal definition of φ_{lr}^i , ψ_{lr}^i , Ass_{lr}^i , and C_{lr}^i are as follows:

$$\begin{aligned}
\varphi_{lr}^i &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |\text{icTree}| \geq 1 \\
\psi_{lr}^i &\stackrel{\text{def}}{=} \text{false} \\
\text{Ass}_{lr}^i &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow \\
&\quad \text{isLrReq}(\text{last}(A)) \wedge \text{isValidInd}(\text{last}(A).\text{cap})) \wedge
\end{aligned}$$




Figure 15: Internal Revocation - Program I_{lr} .

$$C_{lr}^i \stackrel{\text{def}}{=} \begin{array}{l} (\#C = \#D > 0 \rightarrow isRrConfRes(last(D))) \\ \#A = \#B > 0 \rightarrow isLrConfRes(last(B)) \end{array}$$

The assertion network for I_{lr} is as follows:

$$\begin{aligned} Q_{s_{lr}^i} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |icTree| \geq 1 \\ Q_{l_{i,1}} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D \wedge isListEmpty \\ Q_{l_{i,2}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge isLrReq(last(A)) \wedge \\ &\quad isUniquePID(last(A).spid) \wedge isValidInd(last(A).cap) \wedge isListEmpty \\ Q_{l_{i,3}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \\ Q_{l_{i,4}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge \neg isListEmpty \\ Q_{l_{i,5}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge \neg isIndCap \\ Q_{l_{i,6}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge \\ &\quad isIndCap \wedge isValidInd(iIndCap) \\ &\quad isRrReq(y_i) \wedge isUniquePID(y_i.spid) \wedge isValidInd(y_i.cap) \\ Q_{l_{i,7}} &\stackrel{\text{def}}{=} \#B = \#D = (\#A - 1) = (\#C - 1) \wedge last(A) = x_i \wedge last(C) = y_i \\ Q_{l_{i,8}} &\stackrel{\text{def}}{=} \#A = \#C = \#D = (\#B + 1) \wedge last(A) = x_i \wedge last(C) = y_i \wedge l \\ &\quad ast(D) = z_i \wedge isRrConfRes(z_i) \\ Q_{l_{i,9}} &\stackrel{\text{def}}{=} \#B = \#C = \#D = (\#A - 1) \wedge last(A) = x_i \wedge isListEmpty \wedge isLrConfRes(z_i) \end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{lr}^i , commitment C_{lr}^i , and channels A , B , C , and D .

- $\models Q_{s_{lr}^i} \rightarrow C_{lr}^i$ follows from the above definitions.

- $\models Q_{l_r}^i \wedge Ass_{l_r}^i \rightarrow Q_{l_{i,1}} \circ init_{l_r}^i$. In this internal transition, function $init_{l_r}^i$ just assigns *true* to variable *isListEmpty*. Hence, this verification holds.
- $\models Q_{l_{i,1}} \wedge Ass_{l_r}^i \rightarrow ((Ass_{l_r}^i \rightarrow Q_{l_{i,2}}) \wedge C_{l_r}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x_i, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value v . In this input transition, just communication through channel A took place, and function g assigns the received value to x_i . Since $\#A > 0$, the first implication of $Ass_{l_r}^i$ satisfies *isLrReq*(*last*(A)), *isUniquePID*(*last*(A).*spid*), and *isValidInd*(*last*(A).*cap*). Thus, this verification holds.
- $\models Q_{l_{i,2}} \wedge Ass_{l_r}^i \rightarrow Q_{l_{i,3}} \circ (f_{i,2} \circ f_{i,1})$. In this internal transition, function $f_{i,1}$ initialize the variable *capsList* with the delegated capability, which *last*(A).*cap* points to it, and all the re-delegated capabilities in its sub-tree. Afterward, function $f_{i,2}$ checks if the list is empty. Thus, this verification holds.
- $\models Q_{l_{i,3}} \wedge \neg isListEmpty \wedge Ass_{l_r}^i \rightarrow Q_{l_{i,4}} \circ (f_{i,4} \circ f_{i,3})$. In this internal transition, the condition implies that there is another capability in the list that the intermediate controller should revoke it. Function $f_{i,3}$ extracts this capability from the list, and function $f_{i,4}$ checks if it is a externally delegated capability. Hence, this verification holds.
- $\models Q_{l_{i,4}} \wedge \neg isIndCap \wedge Ass_{l_r}^i \rightarrow Q_{l_{i,5}} \circ f_{i,5}$. The condition implies that the intermediate controller can revoke it internally in this internal transition. Hence, function $f_{i,5}$ revokes the capability internally by invalidating and removing it from the capability tree. Thus, this verification holds.
- $\models Q_{l_{i,5}} \wedge Ass_{l_r}^i \rightarrow Q_{l_{i,3}} \circ f_{i,2}$. In this internal transition, function $f_{i,2}$ checks if the list is empty. Hence, this verification holds.
- $\models Q_{l_{i,4}} \wedge isIndCap \wedge Ass_{l_r}^i \rightarrow Q_{l_{i,6}} \circ (f_{i,7} \circ f_{i,6})$. The condition indicates that the intermediate and resource controller should collaborate because it is a externally delegated capability. Hence, function $f_{i,6}$ copies the intermediate indicator capability, removes it from the tree, and assigns the copied intermediate indicator to variable *iIndCap* when it returns. Afterward, function $f_{i,7}$ creates a capability-revocation request for program R_{rr} and assigns it to variable y_i , such that *isRevReq*(y_i) = *true* and $y_i.spid = last(A).spid$. In addition, $\sigma' \models isUniquePID(y_i.spid)$ because it is equal to the receiving process id from the process, and $Ass_{l_r}^i$ implies that *isUniquePID*(*last*(A).*spid*) Thus, this verification holds.
- $\models Q_{l_{i,6}} \wedge Ass_{l_r}^i \rightarrow ((Ass_{l_r}^i \rightarrow Q_{l_{i,7}}) \wedge C_{l_r}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C, \sigma(y_i)))$. In this output transition, program I_{l_r} sends y_i through channel C . $C_{l_r}^i$ holds because *last*(C) = $\sigma(y_i)$, and from $Q_{l_{i,7}}$, we have *isRevReq*(y_i), *isUniquePID*($y_i.spid$), and *isValidInd*($y_i.cap$). Hence, this verification holds.
- $\models Q_{l_{i,7}} \wedge Ass_{l_r}^i \rightarrow ((Ass_{l_r}^i \rightarrow Q_{l_{i,8}}) \wedge C_{l_r}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : z_i, h \mapsto v, \sigma(h).(D, v))$ for arbitrary value v . In this input transition, a communication through channel D took place, and function g assigns the received value to z_i . Since $\#D > 0$, $Ass_{l_r}^i$ implies that $\sigma' \models isRrConfRes(z_i)$. Thus, this verification holds.
- $\models Q_{l_{i,8}} \wedge Ass_{l_r}^i \rightarrow Q_{l_{i,3}} \circ f_{i,2}$. In this internal transition, function $f_{i,2}$ checks if the list is empty. Hence, this verification holds.

- $\models Q_{l_{i,3}} \wedge isListEmpty \wedge Ass_{lr}^i \rightarrow Q_{l_{i,9}} \circ (f_{i,8} \circ unlockTree)$. In this internal transition, the condition implies that the intermediate controller has revoked all the delegated capabilities from the list. Afterward, function $f_{i,8}$ creates a revocation-confirmation response for the process and assigns it to w_i such that $isLrConfRes(w_i)$. Thus, this verification holds.
- $\models Q_{l_{i,9}} \wedge Ass_{lr}^i \rightarrow ((Ass_{lr}^i \rightarrow Q_{l_{i,1}}) \wedge C_{lr}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(w_i)))$. In this output transition, program I_{lr} sends w_i through channel B . Commitment C_{lr}^i holds because $\sigma \models isLrConfRes(w_i)$. Hence, this verification holds.

Since $Q_{l_{i,9}} \rightarrow \psi_{lr}^i$, the post-condition of program I_{lr} is satisfied.

5.8.1 Internal Revocation - Parallel Composition

This section presents the parallel composition of the external-revocation components based on the described rule in 1. Consider the parallel composition $R_{rr} \parallel I_{lr}$. Program R_{rr} satisfies the assumption-commitment pair (Ass_{rr}^r, C_{rr}^r) as follows:

$$\vdash \langle Ass_{rr}^r, C_{rr}^r \rangle \{ \varphi_{rr}^r \} R_{rr} \{ \psi_{rr}^r \}$$

where the formal definition of φ_{rr}^r , ψ_{rr}^r , Ass_{rr}^r , and C_{rr}^r are as follows:

$$\begin{aligned} \varphi_{rr}^r &\stackrel{\text{def}}{=} \#C = \#D = 0 \wedge |rcTree| \geq 1 \\ \psi_{rr}^r &\stackrel{\text{def}}{=} false \\ Ass_{rr}^r &\stackrel{\text{def}}{=} \#C > 0 \rightarrow \\ &\quad (isRrReq(last(B)) \wedge isUniquePID(last(B).spid) \wedge \\ &\quad isValidInd(last(B).cap)) \\ C_{rr}^r &\stackrel{\text{def}}{=} \#C = \#D > 0 \rightarrow isRrConfRes(last(D)) \end{aligned}$$

Program I_{lr} satisfies the assumption-commitment pair (Ass_{lr}^i, C_{lr}^i) as follows:

$$\vdash \langle Ass_{lr}^i, C_{lr}^i \rangle \{ \varphi_{lr}^i \} I_{lr} \{ \psi_{lr}^i \}$$

The formal definition of φ_{lr}^i , ψ_{lr}^i , Ass_{lr}^i , and C_{lr}^i are as follows:

$$\begin{aligned} \varphi_{lr}^i &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |icTree| \geq 1 \\ \psi_{lr}^i &\stackrel{\text{def}}{=} false \\ Ass_{lr}^i &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow \\ &\quad isLrReq(last(A)) \wedge isValidInd(last(A).cap))) \wedge \\ &\quad (\#C = \#D > 0 \rightarrow isRrConfRes(last(D))) \\ C_{lr}^i &\stackrel{\text{def}}{=} \#A = \#B > 0 \rightarrow isLrConfRes(last(B)) \end{aligned}$$

By applying the parallel composition rule, we deduce as follows:

$$\vdash \langle Ass_{lr}, C_{lr} \rangle \\ \{\varphi_{lr}\} R_{lr} \parallel I_{lr} \{\psi_{lr}\}$$

where the formal definition of φ_{lr} , ψ_{lr} , Ass_{lr} , and C_{lr} are as follows:

$$\begin{aligned} \varphi_{lr} &\stackrel{\text{def}}{=} \#A = \#B = \#C = \#D = 0 \wedge |rcTree| \geq 1 \wedge \\ &\quad |icTree| \geq 1 \\ \psi_{lr} &\stackrel{\text{def}}{=} false \\ Ass_{lr} &\stackrel{\text{def}}{=} \#A > 0 \rightarrow \\ &\quad (isLrReq(last(A)) \wedge isValidInd(last(A).cap)) \\ C_{lr} &\stackrel{\text{def}}{=} (\#A = \#B > 0 \wedge \#C = \#D > 0) \rightarrow \\ &\quad isLrConfRes(last(B)) \end{aligned}$$

□

5.8.2 Capability Safety

Capability safety implies that a process can only obtain its capabilities through a resource allocation or a capability delegation and only employ its valid capabilities.

Definition 1. *Capability System.* A capability system is a tuple comprising the following:

- a capability set $\mathbb{C} = \{\mathbb{C}_r \cup \mathbb{C}_i \cup \mathbb{C}_p\}$;
- a function: $rsrc: \mathbb{C} \rightarrow \mathbb{R}$
- a function: $priv: \mathbb{C} \rightarrow 2^{\mathbb{V}}$
- a function: $pCaps: \mathbb{P} \rightarrow 2^{\mathbb{C}_p}$
- a function: $cAuth: \mathbb{C} \rightarrow \mathbb{R} \times 2^{\mathbb{V}}$
- a function: $pAuth: \mathbb{P} \rightarrow 2^{\mathbb{R}} \times 2^{\mathbb{V}}$

The tuple must satisfy the following conditions to denote a valid capability system:
 $\forall c_p \in \mathbb{C}_p, c_i \in \mathbb{C}_i, c_r \in \mathbb{C}_r, T_i \in \mathbb{T}_i, \text{ and } T_r \in \mathbb{T}_r$

- (a) $c_p \mapsto c_i \Rightarrow cAuth(c_p) \subseteq cAuth(c_i)$
- (b) $c_i \mapsto c_r \Rightarrow cAuth(c_i) \subseteq cAuth(c_r)$
- (c) $isInTree(T_i, c_i, c'_i) \Rightarrow cAuth(c'_i) \subseteq cAuth(c) \text{ s.t. } c_i \neq c_i^{root}$
- (d) $isInTree(T_r, c_r, c'_r) \Rightarrow cAuth(c'_r) \subseteq cAuth(c_r)$

The valid-capability set of a process indicates the legitimately acquired capabilities by the process that are still valid; thus, the process can employ them for read/write operations. We formally define this set as follows:

$$\begin{aligned} \text{validCaps}(p) \subseteq p\text{Caps}(p): (\forall c_p \in p\text{Caps}(p) \text{ s.t.} \\ \text{isValidProCap}(c_p) \Rightarrow c_p \in \text{validCaps}(p)) \end{aligned}$$

Now, we define the capability-safety property and prove that our capability-based access-control system is capability safe.

Definition 2. *Capability Safety.* An access-control system is capability safe, concerning the capability system $(\mathbb{C}, rsrc, priv, pCap, cAuth, pAuth)$, if the following condition holds for all processes $p \in \mathbb{P}$:

- $rsrcSet(p) = \bigcup_{c_p \in \text{validCaps}(p)} rsrc(c_p)$

Where $rsrcSet$ indicates accessible resources by the process.

Proof. The proof proceeds by induction on the structure of the process's capability set. The proof consists of one base case and two inductive cases.

- **Base Case:** The capability set is empty.
In this case, the process possesses no valid capability; thus, the process can access no resources.
- **Inductive Case One:** $\text{validCaps}(p)$ contains the current process's valid capabilities; hence, we have:

$$rsrcSet(p) = \bigcup_{c_p \in \text{validCaps}(p)} rsrc(c_p)$$

Based on Lemmas 1 to 3, the process receives a valid process capability, c_p^{new} , due to a resource-allocation or internal/external-delegation request. Its valid-capability set changes as follows:

$$\text{validCaps}'(p) = \text{validCaps}(p) \cup c_p^{new}$$

Hence, its new resource list transforms as follows:

$$rsrcSet'(p) = rsrcSet(p) \cup rsrc(c_p^{new})$$

- **Inductive Case Two:** $\text{validCaps}(p)$ contains the current process's valid capabilities; hence, we have:

$$rsrcSet(p) = \bigcup_{c_p \in \text{validCaps}(p)} rsrc(c_p)$$

Based on Lemmas 4 to 5, one of the process's capabilities, c_p^{old} , becomes invalid due to an internal/external revocation. Its valid-capability set changes as follows:

$$\text{validCaps}'(p) = \text{validCaps}(p) \setminus c_p^{\text{old}}$$

Thus, its new resource list transforms as follows:

$$\text{rsrcSet}'(p) = \text{rsrcSet}(p) \setminus \text{rsrc}(c_p^{\text{old}})$$

□

5.8.3 Authority Safety

We claim that a distributed capability-based access-control system is authority safe if it addresses the following properties regarding the object-capability model:

- **An authority's owner obtained it through a capability delegation:** A process can acquire authority only if the owner of the authority delegates it to the process.
- **No authority amplification:** The capability owners can only delegate what authority they have.

Our access-control system guarantees both properties. Processes can only obtain capabilities through allocating resources or delegating capabilities by other processes. Furthermore, using well-formed capability trees, the access-control system ensures that no process can delegate an authority it does not own. We define the authority-safety property as follows:

Definition 3. *Authority Safety.* A capability-based access-control system is authority safe, concerning the capability system $(\mathbb{C}, \text{rsrc}, \text{priv}, \text{pCap}, \text{cAuth}, \text{pAuth})$, if the following condition holds for all processes $p \in \mathbb{P}$:¹

- $\text{pAuth}(p) = \bigcup_{c_p \in \text{validCaps}(p)} \text{cAuth}(c_p)$

Proof. The proof proceeds by induction on the structure of the process's capability set. The proof consists of one base case and two inductive cases.

- **Base Case:** The capability set is empty.
In this case, the process possesses no valid capability; thus, the process can access no resources.
- **Inductive Case One:** $\text{validCaps}(p)$ contains the current process's valid capabilities; hence, we have:

$$\text{rsrcSet}(p) = \bigcup_{c_p \in \text{validCaps}(p)} \text{rsrc}(c_p)$$

Based on Lemmas 1 to 3, the process receives a valid process capability, c_p^{new} , due to a resource-allocation or internal/external-delegation request. Its valid-capability set changes as follows:

$$\text{validCaps}'(p) = \text{validCaps}(p) \cup c_p^{\text{new}}$$

Hence, its authority transforms as follows:

$$pAuth'(p) = pAuth(p) \cup cAuth(c_p^{new})$$

In addition, because all the capability trees are well-formed, the authority of the delegated capability is always a subset of the original capability.

- **Inductive Case Two:** $validCaps(p)$ contains the current process's valid capabilities; hence, we have:

$$rsrcSet(p) = \bigcup_{c_p \in validCaps(p)} rsrc(c_p)$$

Based on Lemmas 4 to 5, one of the process's capabilities, c_p^{old} , becomes invalid due to an internal/external revocation. Its valid-capability set changes as follows:

$$validCaps'(p) = validCaps(p) \setminus c_p^{old}$$

Thus, its authority transforms as follows:

$$pAuth'(p) = pAuth(p) \setminus pAuth(c_p^{old})$$

□

5.9 Isolation Property

The isolation property expresses that two processes cannot access to the same resource. This property guarantees that untrusted processes cannot access trusted processes' resources. We formally define this property as follows:

Definition 4. *Isolation Property.* Given a set of Resources $R \subseteq \mathbb{R}$ and a set of processes $p_1, \dots, p_k \in P \subseteq \mathbb{P}$, we have $Isolation(R, p_1, \dots, p_k \in P)$ if:

- $\forall i, j: (1 \leq i < j \leq k \wedge rsrcSet(p_i) \subseteq R \wedge rsrcSet(p_j) \subseteq R) \Rightarrow rsrcSet(p_i) \cap rsrcSet(p_j) = \emptyset$

Processes can isolate their resources by delegating no capability. However, this approach is error-prone because it relies on developers to ensure processes never delegate their capabilities. Therefore, we support the isolation automatically using new permission. Let $\mathbb{Y} = \{d\}$ be the capability-related permission set, where d denotes the delegation permission. When controllers generate capabilities due to allocating resources, they unset this permission. Thus, because processes cannot delegate their capabilities and our capability-based access-control system is capability and authority safe, it supports the isolation property.

Proof. The proof proceeds by induction on the structure of capability trees.

we start with the resource capability. The proof consists of one base case and three inductive cases.

- **Base Case:** The capability set is empty.
In this case, the resource capability tree only contain the root capability; thus, it satisfies the isolation property.
- **Inductive Case One:** The capability contains more than one capability and it satisfies the isolation property. The resource controller receives a resource-allocation request. Based on 1-?? the resource controller allocates the resource which is free and adds its corresponding resource capability to tree. Furthermore, it unset the delegation permission, d , in the resource capability. Because the new capability does not have any overlap with the existing ones, the tree satisfies the isolation property. Moreover, it creates the corresponding intermediate capability, in which the delegation permission is unset.
- **Inductive Case Two:**The capability contains more than one capability and it satisfies the isolation property. The resource controller receives a external-delegation request. Because the delegation permission is unset in all the resource capabilities inside the tree, the resource controller rejects the request and does not change the tree. Thus, the tree satisfies the isolation property.
- **Inductive Case Three:** The capability contains more than one capability and it satisfies the isolation property. The resource controller receives a external-revocation request. However, because the delegation permission is unset in all the capabilities inside the tree, none of them have a delegation-hierarchy as its sub-tree. Thus, the resource controller reject the request because the intermediate capability inside the request points to an non-existing resource capability. Therefore, the tree does not change and it satisfies the isolation property.

Now, we proof the isolation property for the intermediate tree. The proof consists of one base case and three inductive cases.

- **Base Case:** The capability set is empty.
In this case, the intermediate capability tree only contain the root capability; thus, it satisfies the isolation property.
- **Inductive Case One:** The capability contains more than one capability and it satisfies the isolation property. The intermediate controller receives a resource-allocation response and inserts it as the direct child of the tree's root. Because the resource in the received intermediate capability does not have overlap with any resources in the resource node, it does not have overlap with any capability in the resource node. Thus, it does not have any overlap with the existing intermediate capability inside the intermediate tree. Thus, the tree satisfies the isolation property.
- **Inductive Case Two:**The capability contains more than one capability and it satisfies the isolation property. The intermediate controller receives a internal-delegation request. Because the delegation permission is unset in all the intermediate capabilities inside the tree, the intermediate controller rejects the request and does not change the tree. Thus, the tree satisfies the isolation property.
- **Inductive Case Three:** The capability contains more than one capability and it satisfies the isolation property. The resource controller receives a internal-delegation request. However, because the delegation permission is unset in all the

capabilities inside the intermediate tree, none of them have a delegation-hierarchy as its sub-tree. Thus, the resource controller reject the request because the process capability inside the request points to a non-existing intermediate capability. Hence, the tree does not change and it satisfies the isolation property.

Therefore, we proved that our access-control system supports the isolation property.

□

6 Use Case

MDC [35] provides direct access to the shared memory pool. The direct access to the shared memory introduces a vulnerability to the MDC's architecture. For example, imagine a process that uses the shared memory pool as the communication medium due to its direct and memory-speed persistence access; the process writes data on the shared memory and passes the data's reference to another process to communicate with it. However, a third process can read the communicated data by knowing the reference and violate the security or privacy of data. Therefore, MDC requires an access-control system to preserve the security and privacy of data in the shared memory pool.

We instantiate our capability-based access-control system for MDC as the use case and demonstrate how it handles requests and capabilities¹. In our general-purpose system, programs directly connect to other programs via synchronous channels (as depicted in Figure 6). However, in MDC, they are part of the instantiated controllers. An instantiated controller integrates all the related components inside the controller and connects them to the rest of the system via *handlers* and bridges. In addition, we add a module to OS which connects processes to the intermediate controller. We assume adversaries cannot compromise this module. This section describes nodes and controllers in the instantiated system, their components, and their syntactic interfaces. Furthermore, we explain how they cooperate to control access.

The new components change the environments of the existing components. In addition, new components commit to guaranteeing some of the previous assumptions. For example, the OS module checks the process ID in a request against the sender's PID because processes may act maliciously. Thus, it commits that each request contains a unique process ID, and it belongs to the sender. To prove the soundness of the instantiated system, we verify that it guarantees security properties. Thus, because the proofs of the properties depend on Lemmas 1 to 5, we must refine lemmas' proofs.

To refine Lemmas' proofs, we first verify the new modules regarding the assumption-commitment method. Afterward, we instantiate controllers by integrating the verified modules and applying the parallel composition rule (Rule 1). The soundness of the parallel composition rule depends on the validity of the A-C formulas of the integrated modules and the validity of the hypothesis of Rule 1 ($A \wedge C_1 \rightarrow A_2$, $A \wedge C_2 \rightarrow A_1$) for the joint channels between modules [17]. Finally, we verify the lemmas; thus, we prove that the instantiated system guarantees the security properties. Section *Use Case* of the Technical Report represents the whole proof.

6.1 Resource Node

Figure 16a depicts a resource node in the instantiated system, including a resource controller and a byte-addressable NVM.

6.1.1 Resource Controller

The instantiated resource controller comprises four components: Request/Response handler (program R_h), Resource Allocation (R_{ra}), External Delegation (R_{ed}), and Ex-

¹?? contains the capability structures of the instantiated system.




Figure 16: Instantiated Access-Control System for MDC.

ternal Revocation (R_{er}). Each component has its assumptions and commitments. We define program R as the parallel execution of the programs in the controller as follows:

$$R \stackrel{\text{def}}{=} R_h \parallel R_{ra} \parallel R_{ed} \parallel R_{er}$$

With the A-C formula $\vdash \langle A^r, C^r \rangle : \{\varphi^r\} R \{\psi^r\}$. By applying the parallel composition rule, the commitments of the controller should be the commitments of all its components ($C_h \wedge C_{ra} \wedge C_{ed} \wedge C_{er}$). Furthermore, we should check the correctness of the controller's assumptions by checking the validity of the hypothesis ($A \wedge C_1 \rightarrow A_2, A \wedge C_2 \rightarrow A_1$) in Rule 1. It means, the controller's assumption and the handler's commitments should guarantee the assumption of programs R_{ra} (A_{ra}), R_{ed} (A_{ed}), and R_{er} (A_{er}).




Figure 17: Request/Response-Handler Program of the Resource Controller.

6.1.1.1 Request/Response Handler

We model the request/response Handler by program $R_h \stackrel{\text{def}}{=} (L_h^r, T_h^r, s_h^r, t_h^r)$. Program R_h receives requests from channel A and processes them in a *First In / First Out* (FIFO) order. It checks each request and commits to forwarding the request to the corresponding program. Program R_h assumes that each received request contain a unique process ID in the sender's PE node. Because each request contains a unique process ID and program R_h commits to forwarding it to the right program, which satisfies the programs' assumptions ($A^r \wedge C_h \rightarrow A_{ra,ed,er}$). Furthermore, these programs commit to returning valid responses (C_{ra}, C_{ed}, C_{er}). Thus, combining these commitments and assumption of channel A ($A^r \wedge C_{ra,ed,er}$) guarantees that R_h will receive valid responses, which it will send out through channel D. Therefore, the resource controller commits to return valid responses via channel D when it receives requests containing unique process IDs from channel A. Figure 17 depicts the state diagram of program R_h . The conditions and functions of program R_h are as follows:

$$\begin{aligned}
 \text{init}(\sigma) &= (\sigma : \text{isRaReq}, \text{isEdReq}, \text{isErReq} \mapsto \text{false}, \text{false}, \text{false}), \\
 f_1(\sigma) &= (\sigma : \text{isRaReq}, \text{isEdReq}, \text{isErReq} \mapsto \\
 &\quad \text{isRaReqCheck}(\sigma(x)), \text{isEdReqCheck}(\sigma(x)), \text{isErReqCheck}(\sigma(x))), \\
 f_2(\sigma) &= (\sigma : \text{isRaReq}, \text{isEdReq}, \text{isErReq} \mapsto \text{false}, \text{false}, \text{false})
 \end{aligned}$$

The A-C formula for process R_{ra} is as follows:

$$\vdash \langle A_h^r C_h^r \rangle \{ \varphi_h^r \} R_h \{ \psi_h^r \}$$

where the formal definition of φ_r , ψ_r , A_{ra}^r , and C_{ra}^r are as follows:

$$\varphi_h^r \stackrel{\text{def}}{=} \#A = \#B = \#A_{ra} = \#B_{ra} = \#A_{ed} = \#B_{ed} = \#A_{er} = \#B_{er} = 0 \wedge$$

$$\begin{aligned}
& \neg isRaReq \wedge \neg isEdReq \wedge \neg isErReq \\
\psi_h^r & \stackrel{\text{def}}{=} false \\
A_h^r & \stackrel{\text{def}}{=} (\#A > 0 \rightarrow isUniquePID(last(A).spid)) \\
& ((\#A_{ra} = \#B_{ra} > 0) \rightarrow isValidCap(last(B_{ra}).cap)) \wedge \\
& ((\#A_{ed} = \#B_{ed} > 0) \rightarrow isValidCap(last(B_{ed}).cap)) \wedge \\
& ((\#A_{er} = \#B_{er} > 0) \rightarrow isValidCap(last(B_{er}).cap)) \\
C_h^r & \stackrel{\text{def}}{=} (\#A = \#B > 0) \rightarrow isValidCap(last(B).cap) \wedge \\
& ((\#A_{ra} > 0 \wedge \#A_{ra} \neq \#B_{ra}) \rightarrow isUniquePID(last(A_{ra}).spid)) \wedge \\
& ((\#A_{ed} > 0 \wedge \#A_{ed} \neq \#B_{ed}) \rightarrow isUniquePID(last(A_{ed}).spid)) \wedge \\
& ((\#A_{er} > 0 \wedge \#A_{er} \neq \#B_{er}) \rightarrow isUniquePID(last(A_{er}).spid))
\end{aligned}$$

The assertion network for R_h is as follows:

$$\begin{aligned}
Q_{s_h} & \stackrel{\text{def}}{=} \#A = \#B = 0 \wedge \#A_{ra} = \#B_{ra} = 0 \wedge \#A_{ed} = \#B_{ed} = 0 \wedge \#A_{er} = \#B_{er} = 0 \wedge \\
& \neg isRaReq \wedge \neg isEdReq \wedge \neg isErReq \\
Q_1 & \stackrel{\text{def}}{=} \#A = \#B \wedge \#A_{ra} = \#B_{ra} \wedge \#A_{ed} = \#B_{ed} \wedge \#A_{er} = \#B_{er} \wedge \\
& \neg isRaReq \wedge \neg isEdReq \wedge \neg isErReq \\
Q_2 & \stackrel{\text{def}}{=} (\#A - 1) = \#B \wedge \#A_{ra} = \#B_{ra} \wedge \#A_{ed} = \#B_{ed} \wedge \#A_{er} = \#B_{er} = 0 \wedge \\
& \neg isRaReq \wedge \neg isEdReq \wedge \neg isErReq \wedge \\
& last(A) = x \wedge isUniquePID(last(A).spid) \\
Q_3 & \stackrel{\text{def}}{=} (\#A - 1) = \#B \wedge (\#A_{ra} - 1) = \#B_{ra} \wedge \#A_{ed} = \#B_{ed} \wedge \#A_{er} = \#B_{er} \wedge \\
& isRaReq \wedge \neg isEdReq \wedge \neg isErReq \wedge last(A_{ra}) = x \\
Q_4 & \stackrel{\text{def}}{=} (\#A - 1) = \#B \wedge \#A_{ra} = \#B_{ra} \wedge \#A_{ed} = \#B_{ed} \wedge \#A_{er} = \#B_{er} \wedge \\
& isRaReq \wedge \neg isEdReq \wedge \neg isErReq \wedge \\
& last(B_{ra}) = y \wedge isValidCap(last(B_{ra}).cap) \\
Q_5 & \stackrel{\text{def}}{=} (\#A - 1) = \#B \wedge \#A_{ra} = \#B_{ra} \wedge (\#A_{ed} - 1) = \#B_{ed} \wedge \#A_{er} = \#B_{er} \wedge \\
& \neg isRaReq \wedge isEdReq \wedge \neg isErReq \wedge last(A_{ed}) = x \\
Q_6 & \stackrel{\text{def}}{=} (\#A - 1) = \#B \wedge \#A_{ra} = \#B_{ra} \wedge \#A_{ed} = \#B_{ed} \wedge \#A_{er} = \#B_{er} \wedge \\
& \neg isRaReq \wedge isEdReq \wedge \neg isErReq \wedge \\
& last(B_{ed}) = y \wedge isValidCap(last(B_{ed}).cap) \\
Q_7 & \stackrel{\text{def}}{=} (\#A - 1) = \#B \wedge \#A_{ra} = \#B_{ra} \wedge \#A_{ed} = \#B_{ed} \wedge (\#A_{er} - 1) = \#B_{er} \wedge \\
& \neg isRaReq \wedge \neg isEdReq \wedge isErReq \wedge last(A_{er}) = x \\
Q_8 & \stackrel{\text{def}}{=} (\#A - 1) = \#B \wedge \#A_{ra} = \#B_{ra} \wedge \#A_{ed} = \#B_{ed} \wedge \#A_{er} = \#B_{er} \wedge \\
& \neg isRaReq \wedge \neg isEdReq \wedge isErReq \wedge
\end{aligned}$$

$$\text{last}(B_{er}) = y \wedge \text{isValidCap}(\text{last}(B_{er}).\text{cap})$$

$$Q_{r_{ra}}^{\text{def}} \equiv \text{false}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption A_h^r , commitment C_h^r , and channels $A, B, A_{ra}, B_{ra}, A_{ed}, B_{ed}, A_{er}$, and B_{er} .

- $\models Q_{s_h^r} \rightarrow C_h^r$ follows from the above definitions.
- $\models Q_{s_h^r} \wedge A_h^r \rightarrow Q_{l_1} \circ \text{init}$. In this internal transition, function *init* does unset boolean variables *isRaReq*, *isEdReq*, and *isErReq*. Hence, this verification holds.
- $\models Q_{l_1} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_2}) \wedge C_h^r) \circ (f_1 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(A, v))$ for arbitrary v . In this input transition, a communication through channel A just took place. Function g assigns the last received value from channel A to x . Because $\#A > 0$, the first implication of A_h^r satisfies *isUniquePID*(*last*(A).*spid*) predicate. Function f_1 checks the variable x to find the request type and assigns boolean variables *isRaReq*, *isEdReq*, and *isErReq* accordingly. Thus, this verification holds.
- $\models Q_{l_2} \wedge \text{isRaReq} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_3}) \wedge C_h^r) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ra}, \sigma(x)))$. In this output transition, program R_h sends x through channel A_{ra} toward program R_{ra} . From the transition's condition we have *isRaReq*. C_h^r holds because $\#A_{ra} > 0 \wedge \#A_{ra} \neq \#B_{ra}$ and $\sigma \models \text{isUniquePID}(x.\text{spid})$. Hence, this verification holds.
- $\models Q_{l_3} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_4}) \wedge C_h^r) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{ra}, v))$ for arbitrary v . In this input transition, a communication through channel B_{ra} just took place and function g assigns the last received value to y . Because $\#A_{ra} = \#B_{ra} > 0$, the second implication of A_h^r satisfies *isValidCap*(*last*(B_{ra}).*cap*). Thus, this verification holds.
- $\models Q_{l_4} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_1}) \wedge C_h^r) \circ (f_2 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, program R_h just sends out variable y through channel B . Furthermore, function f_2 does unset boolean variables *isRaReq*, *isEdReq*, and *isErReq*. C_h^r holds because $\#A = \#B > 0$, and $\sigma \models \text{isValidCap}(y.\text{cap})$. Hence, this verification holds.
- $\models Q_{l_2} \wedge \text{isEdReq} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_5}) \wedge C_h^r) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ed}, \sigma(x)))$. In this output transition, program R_h sends x through channel A_{ed} toward program R_{ed} . From the transition's condition we have *isEdReq*. C_h^r holds because $\#A_{ed} > 0 \wedge \#A_{ed} \neq \#B_{ed}$ and $\sigma \models \text{isUniquePID}(x.\text{spid})$. Hence, this verification holds.
- $\models Q_{l_5} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_6}) \wedge C_h^r) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(B_{ed}, v))$ for arbitrary v . In this input transition, a communication through channel B_{ed} just took place and function g assigns the last received value to y . Because $\#A_{ed} = \#B_{ed} > 0$, the second implication of A_h^r satisfies *isValidCap*(*last*(B_{ed}).*cap*). Thus, this verification holds.
- $\models Q_{l_6} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_1}) \wedge C_h^r) \circ (f_2 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, program R_h just sends out variable y through channel B .

Furthermore, function f_2 does unset boolean variables $isRaReq$, $isEdReq$, and $isErReq$ C_h^r holds because $\#A = \#B > 0$, and $\sigma \models isValidCap(y.cap)$. Hence, this verification holds.

- $\models Q_{l_2} \wedge isEdReq \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_7}) \wedge C_h^r) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{er}, \sigma(x)))$. In this output transition, program R_h sends x through channel A_{er} toward program R_{ed} . From the transition's condition we have $isErReq$. C_h^r holds because $\#A_{er} > 0 \wedge \#A_{er} \neq \#B_{ed}$ and $\sigma \models isUniquePID(x.spid)$. Hence, this verification holds.
- $\models Q_{l_7} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_8}) \wedge C_h^r) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(B_{er}, v))$ for arbitrary v . In this input transition, a communication through channel B_{er} just took place and function g assigns the last received value to y . Because $\#A_{er} = \#B_{er} > 0$, the second implication of A_h^r satisfies $isValidCap(last(B_{er}).cap)$. Thus, this verification holds.
- $\models Q_{l_8} \wedge A_h^r \rightarrow ((A_h^r \rightarrow Q_{l_1}) \wedge C_h^r) \circ (f_2 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, program R_h just sends out variable y through channel B . Furthermore, function f_2 does unset boolean variables $isRaReq$, $isEdReq$, and $isErReq$ C_h^r holds because $\#A = \#B > 0$, and $\sigma \models isValidCap(y.cap)$. Hence, this verification holds.

Since $Q_{l_1}^r \rightarrow \psi_h^r$, the post-condition of program R_h is satisfied.

6.2 PE Node

Figure 16b illustrates a PE node in the instantiated system, comprising an intermediate controller, an operating system (OS), and running processes in the node.

6.2.1 Operating System

OS acts as a mediator between processes and the intermediate controller. We model the operating system in the PE node by program $O \stackrel{\text{def}}{=} (L^o, T^o, s^o, t^o)$. It has two tasks: assigning unique *ID*/communication channels to each process and forwarding received messages to appropriate channels. Program O employs a table (*PID-Channel*) to map process *IDs* to in/out channels (Figure 16b). Therefore, it can check if the process *ID* in a request belongs to the sender. Furthermore, O forwards received responses to processes.

Program O commits to the intermediate controller that the *PID* in a request belongs to the sender and is unique inside the node by performing the first task and checking requests against the table. Furthermore, it commits to processes that they will receive their valid responses using the table.

Program O receives a resource-allocation request from process p_i via channel A_i and checks the request. If the check passes, the program forwards the request toward program I through channel A . Otherwise, it returns an error message to program P_i . In addition, It receives the response from program I via channel B , finds the appropriate channel, and sends the response to program p_j through this channel. Figure 18 depicts the state diagram of program O . The conditions and functions of program O are as follows:




Figure 18: Program of the Operating System.

$$\begin{aligned}
init(\sigma) &= (\sigma : tablePtr \mapsto getTablePtr(\sigma(OSTable))), \\
f_1(\sigma) &= (\sigma : err \mapsto checkIsUniquePID(\sigma(x), tablePtr)), \\
f_2(\sigma) &= (\sigma : y, outChan \mapsto createErrResponse(\sigma(x))), \\
f_3(\sigma) &= (\sigma : err \mapsto false), \\
f_4(\sigma) &= (\sigma : outChan, \mapsto findChannel(\sigma(x), tablePtr)),
\end{aligned}$$

where $OSTable$ is the $PID - channel$ table of the operating system

The A-C formula for process O is as follows:

$$\vdash \langle A^o, C^o \rangle : \{\varphi^o\} O \{\psi^o\}$$

where the formal definition of φ^o , ψ^o , A^o , and C^o are as follows:

$$\begin{aligned}
\varphi^o &\stackrel{\text{def}}{=} \#A = \#B = 0 \wedge \neg err \wedge \#outChan = 0 \\
\psi^o &\stackrel{\text{def}}{=} false \\
A^o &\stackrel{\text{def}}{=} \#B > 0 \rightarrow isValidCap(last(B).cap) \\
C^o &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow isUniquePID(last(A).spid)) \wedge \\
&\quad ((\#outChan > 0 \wedge \neg err) \rightarrow isValidCap(last(outChan).cap))
\end{aligned}$$

Where $outChannel$ is a logical variable.

The assertion network for O is as follows:

$$\begin{aligned}
Q_{s_o} &\stackrel{\text{def}}{=} \#A = \#B = 0 \wedge \neg err \wedge \#outChan = 0 \\
Q_1 &\stackrel{\text{def}}{=} \neg err
\end{aligned}$$

$$\begin{aligned}
Q_2 &\stackrel{\text{def}}{=} \neg err \wedge last(A_i.spid) = x \\
Q_3 &\stackrel{\text{def}}{=} last(A_i.spid) = x \\
Q_4 &\stackrel{\text{def}}{=} err \\
Q_5 &\stackrel{\text{def}}{=} last(B) = x \wedge \neg err \wedge isValidCap(last(B).cap) \\
Q_6 &\stackrel{\text{def}}{=} last(B) = x \wedge isValidCap(x.cap) \wedge \neg err \\
Q_{t_o} &\stackrel{\text{def}}{=} false
\end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption A^o , commitment C^o , and channels A, B, A_i, B_i such that $1 \leq i \leq n$.

- $\models Q_{s_o} \rightarrow C^o$ follows from the above definitions.
- $\models Q_{s_o} \wedge A^o \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* just assign a pointer to the table to variable *tablePtr* and $\sigma \models \neg err$. Hence, this verification holds.
- $\models Q_{l_1} \wedge A^o \rightarrow ((A^o \rightarrow Q_{l_2}) \wedge C^o) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(A_i, v))$ for arbitrary v . In this input transition, a communication through channel A_i , such that $1 \leq i \leq n$, just took place. Function g assigns the last received value from channel A_i to x . Thus, this verification holds.
- $\models Q_{l_2} \wedge A^o \rightarrow (A^o \rightarrow Q_{l_3}) \circ f_1$. In this internal transition, function f_1 checks the request to see if it is unique in the node and assign the result to variable *err*. Thus, this verification holds.
- $\models Q_{l_3} \wedge \neg err \wedge A^o \rightarrow ((A^o \rightarrow Q_{l_1}) \wedge C^o) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A, \sigma(x)))$. In this output transition, program O just sends out variable x through channel A . The condition of the transition states that there is no error, which means the process ID in the request is unique. Therefore, commitment C^o is satisfied. Hence, this verification holds.
- $\models Q_{l_3} \wedge err \wedge A^o \rightarrow (A^o \rightarrow Q_{l_4}) \circ f_2$. In this internal transition, the condition of the transition states that there is error. Furthermore, the commitment C^o is satisfied because $\sigma \models err$. Thus, this verification holds.
- $\models Q_{l_4} \wedge A^o \rightarrow ((A^o \rightarrow Q_{l_1}) \wedge C^o) \circ (f_3 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(outChan, \sigma(y)))$. In this output transition, program O just sends out variable y through channel *outChan*. Because $\sigma \models err$, commitment C^o is satisfied. In addition, function f_1 does unset variable *err*. Hence, this verification holds.
- $\models Q_{l_1} \wedge A^o \rightarrow ((A^o \rightarrow Q_{l_5}) \wedge C^o) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(B, v))$ for arbitrary v . In this input transition, a communication through channel B just took place and function g assigns the last received value to x . $\sigma' \models isValidCap(last(B).cap)$ Because $\#B > 0$, Thus, this verification holds.
- $\models Q_{l_5} \wedge A^o \rightarrow (A^o \rightarrow Q_{l_6}) \circ f_4$. In this internal transition, function f_4 finds the appropriate output channel and assigns it to *outChan*. Furthermore, x contains a

valid capability because it contains the last received message from channel B and $\sigma \models isValidCap(last(B).cap)$. Hence, this verification holds.

- $\models Q_{l_6} \wedge A^o \rightarrow ((A^o \rightarrow Q_{l_1}) \wedge C^o) \circ (f_3 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(outChan, \sigma(x)))$. In this output transition, program O just sends out variable y through channel $outChan$. Because $\sigma \models \neg err \wedge isValidCap(x.cap)$, commitment C^o is satisfied. Thus, this verification holds.

Since $Q_{r^o} \rightarrow \psi^o$, the post-condition of program O is satisfied.

6.2.2 Intermediate Controller

We follow the pattern in which we reasoned about the resource controller to reason about the intermediate controller regarding the parallel composition rule. We model the intermediate controller by program I as the parallel execution of the above programs as follows:

$$I \stackrel{\text{def}}{=} I_{qh} \parallel I_{ra}^q \parallel I_{id} \parallel I_{ed}^q \parallel I_{ir} \parallel I_{er}^q \parallel I_{sh} \parallel I_{ra}^s \parallel I_{ed}^s \parallel I_{er}^s$$

With the A-C formula $\vdash \langle A^i, C^i \rangle : \{\varphi^i\} I \{\psi^i\}$, after applying the parallel composition rule. The commitments of the intermediate controller will be the combination of its programs. Assumption A^i indicates that the intermediate controller assumes the process ID inside each request is unique in the PE node, and responses from resource controllers contain valid capabilities. However, before checking the correctness of its assumptions, we describe how they cooperate to handle requests and responses.

The intermediate controller handles requests and responses in parallel via request and response handlers. Each handler has three tasks: locking the capability tree, forwarding its input to the appropriate module, and sending the response of a module to the output channel. Parallel handling of requests and responses may cause manipulating the tree simultaneously, thus, breaking the tree's well-formedness. The handlers employ a locking mechanism (\mathcal{L}) to lock the tree before processing each input to prevent the situation. We assume \mathcal{L} performs the locking task correctly and fairly. Therefore, controllers can always guarantee the tree's well-formedness. We now explain how each handler accomplishes its task.

6.2.2.1 Request Handling

We model the request handler by the program I_{qh} . Program I_{qh} cooperates with five other programs to handle requests, including I_{ra}^q (resource-allocation request handler), I_{id} (the internal-delegation handler), I_{ed}^q (the external-delegation request handler), I_{ir} (the internal-revocation handler), and I_{er}^q (the external-revocation request handler). Program I_{qh} assumes that the PID in a request belongs to the sender and is unique inside the node. I_{qh} commits to forward the request to the corresponding program and forwarding programs' responses via output channels. Figure 19 depicts the state diagram of program I_{qh} .

Program I_{qh} receives requests of the processes inside a process node via channel A . It uses five predicates to find out the type of a request and forward the request to the




Figure 19: Request-Handler Program of the Intermediate Controller.

corresponding module. Then, the handler receives the response and forwards it to the appropriate channel. If the request is handled locally, the handler forwards the response to channel C_{12} . Otherwise, the handler forwards the response of the module to a remote resource node via channel B . The conditions and functions of I_{qh} are defined as follow:

$$\begin{aligned}
init(\sigma) &= (\sigma : rootPtr, treeLocked, \\
&\quad isRaReq, isIdReq, isEdReq, isIrReq, isErReq \mapsto \\
&\quad getRoot(\sigma(icTree)), false, false, false, false, false, false), \\
f_1(\sigma) &= (\sigma : isRaReq, isIdReq, isEdReq, isIrReq, isErReq \mapsto \\
&\quad isRaReqCheck(\sigma(x)), isIdReqCheck(\sigma(x)), isEdReqCheck(\sigma(x)), \\
&\quad isIrReqCheck(\sigma(x)), isErReqCheck(\sigma(x))), \\
f_2(\sigma) &= (\sigma : treeLocked \mapsto lockTree(\sigma(rootPtr))), \\
f_3(\sigma) &= (\sigma : treeLocked \mapsto unlockTree(\sigma(rootPtr))), \\
f_4(\sigma) &= (\sigma : isRaReq, isIdReq, isEdReq, isIrReq, isErReq \mapsto \\
&\quad false, false, false, false, false)
\end{aligned}$$

The A-C formula for process I_{qh} is as follows:

$$\vdash \langle A_{qh}^i \ C_{qh}^i \rangle \{ \varphi_{qh}^i \} I_{qh} \{ \psi_{qh}^i \}$$

where the formal definition of φ_{qh}^i , ψ_{qh}^i , A_{qh}^i , and C_{qh}^i are as follows:

$$\begin{aligned}
\varphi_{qh}^i &\stackrel{\text{def}}{=} \#A = \#C = \#E = 0 \wedge \#A_{ra}^q = \#B_{ra}^q = 0 \wedge \#A_{id} = \#B_{id} = \#C_{id} = 0 \wedge \\
&\quad \#A_{ed}^q = \#B_{ed}^q = 0 \wedge \#A_{ir} = \#B_{ir} = 0 \wedge \#A_{er}^q = \#B_{er}^q = 0 \\
\psi_{qh}^i &\stackrel{\text{def}}{=} false
\end{aligned}$$

$$\begin{aligned}
A_{qh}^i &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow isUniquePID(last(A).spid)) \\
&\quad ((\#B_{ra}^q > 0) \rightarrow isUniquePID(last(B_{ra}^q).spid)) \\
&\quad ((\#B_{id} > 0) \rightarrow isValidCap(last(B_{id}).cap)) \wedge \\
&\quad ((\#C_{id} > 0) \rightarrow isIdConfRes(last(C_{id}).cap)) \wedge \\
&\quad ((\#B_{ed}^q > 0) \rightarrow isUniquePID(last(B_{ed}^q).spid)) \wedge \\
&\quad ((\#B_{ir} > 0) \rightarrow isIrConfRes(last(B_{ir}))) \wedge \\
&\quad ((\#B_{er}^q > 0) \rightarrow isUniquePID(last(B_{er}^q).spid)) \\
C_{qh}^i &\stackrel{\text{def}}{=} (\#C > 0) \rightarrow isUniquePID(last(C).spid) \wedge \\
&\quad (\#E > 0 \wedge isIrReq \rightarrow isIrConfRes(last(E))) \wedge \\
&\quad (\#E > 0 \wedge \neg isIrReq) \rightarrow isValidCap(last(E).cap) \wedge \\
&\quad ((\#A_{ra}^q > 0 \wedge \#A_{ra} \neq \#B_{ra}) \rightarrow isUniquePID(last(A_{ra}^q).spid) \wedge \\
&\quad isRaReq(last(A_{ra}^q)) \wedge \\
&\quad ((\#A_{id} > 0) \rightarrow isUniquePID(last(A_{id}).spid)) \wedge \\
&\quad isIdReq(last(A_{ir})) \wedge \\
&\quad ((\#A_{ed}^q > 0) \rightarrow isUniquePID(last(A_{ed}^q).spid)) \wedge \\
&\quad isEdReq(last(A_{ed}^q)) \wedge \\
&\quad ((\#A_{ir} > 0) \rightarrow isUniquePID(last(A_{ir}).spid)) \wedge \\
&\quad isIrReq(last(A_{ir})) \wedge \\
&\quad ((\#A_{er}^q > 0) \rightarrow isUniquePID(last(A_{er}^q).spid)) \\
&\quad isErReq(last(A_{er}^q))
\end{aligned}$$

The assertion network for I_{qh} is as follows:

$$\begin{aligned}
Q_{s_{qh}}^i &\stackrel{\text{def}}{=} \#A = \#C = \#E = 0 \wedge \#A_{ra}^q = \#B_{ra}^q = 0 \wedge \#A_{id} = \#B_{id} = \#C_{id} = 0 \wedge \\
&\quad \#A_{ed}^q = \#B_{ed}^q = 0 \wedge \#A_{ir} = \#B_{ir} = 0 \wedge \#A_{er}^q = \#B_{er}^q = 0 \\
\psi_{qh}^i &\stackrel{\text{def}}{=} false \\
Q_1 &\stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
&\quad \#A_{er}^q = \#B_{er}^q \wedge \neg treeLocked \wedge \\
&\quad \neg isRaReq \wedge \neg isIdReq \wedge \neg isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_2 &\stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
&\quad \#A_{er}^q = \#B_{er}^q \wedge \neg treeLocked \wedge last(A) = x \wedge isUniquePID(last(A).spid) \\
Q_3 &\stackrel{\text{def}}{=} (\#A_{ra}^q - 1) = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
&\quad \#A_{er}^q = \#B_{er}^q \wedge \neg treeLocked \wedge last(A) = x \wedge last(A_{ra}^q) = x \wedge \\
&\quad isRaReq \wedge \neg isIdReq \wedge \neg isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_4 &\stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
&\quad \#A_{er}^q = \#B_{er}^q \wedge \neg treeLocked \wedge last(A) = x \wedge
\end{aligned}$$

$$\begin{aligned}
& last(A_{ra}^q) = x \wedge last(B_{ra}^q) = y \wedge isUniquePID(last(B_{ra}^q).spid) \\
& isRaReq \wedge \neg isIdReq \wedge \neg isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_5 & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge treeLocked \wedge last(A) = x \wedge isUniquePID(last(A).spid) \wedge \\
& \neg isRaReq \wedge isIdReq \wedge \neg isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_6 & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge (\#A_{id} - 1) = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge treeLocked \wedge last(A) = x \wedge last(A_{id}) = x \wedge \\
& \neg isRaReq \wedge isIdReq \wedge \neg isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_7 & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = (\#C_{id} + 1) \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge treeLocked \wedge last(A) = x \wedge last(A_{id}) = x \wedge \\
& last(B_{id}) = y \wedge isValidCap(last(B_{id}).cap) \wedge \\
& \neg isRaReq \wedge isIdReq \wedge \neg isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_8 & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = (\#C_{id} + 1) \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge treeLocked \wedge last(A) = x \wedge last(A_{id}) = x \wedge last(B_{id}) = y \wedge \\
& \neg isRaReq \wedge isIdReq \wedge \neg isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_9 & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = (\#C_{id} + 1) \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge treeLocked \wedge last(A) = x \wedge last(A_{id}) = x \wedge last(B_{id}) = y \wedge \\
& last(C_{id}) = z \wedge isValidCap(last(C_{id}).cap) \wedge \\
& \neg isRaReq \wedge isIdReq \wedge \neg isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_{10} & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge (\#A_{ed}^q - 1) = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge \neg treeLocked \wedge last(A) = x \wedge last(A_{ed}^q) = x \wedge \\
& \neg isRaReq \wedge \neg isIdReq \wedge isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_{11} & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge \neg treeLocked \wedge last(A) = x \wedge \\
& last(A_{ed}^q) = x \wedge last(B_{ed}^q) = y \wedge isUniquePID(last(B_{ed}^q).spid) \\
& \neg isRaReq \wedge \neg isIdReq \wedge isEdReq \wedge \neg isIrReq \wedge \neg isErReq \\
Q_{12} & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge treeLocked \wedge last(A) = x \wedge isUniquePID(last(A).spid) \wedge \\
& \neg isRaReq \wedge \neg isIdReq \wedge \neg isEdReq \wedge isIrReq \wedge \neg isErReq \\
Q_{13} & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge (\#A_{ir} - 1) = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge treeLocked \wedge last(A) = x \wedge last(A_{ir}) = x \wedge \\
& \neg isRaReq \wedge \neg isIdReq \wedge \neg isEdReq \wedge isIrReq \wedge \neg isErReq \\
Q_{14} & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge treeLocked \wedge last(A) = x \wedge last(A_{ir}) = x \wedge
\end{aligned}$$

$$\begin{aligned}
& \text{last}(B_{ir}) = y \wedge \text{isIrConfRes}(\text{last}(B_{ir})) \wedge \\
& \neg \text{isRaReq} \wedge \neg \text{isIdReq} \wedge \neg \text{isEdReq} \wedge \text{isIrReq} \wedge \neg \text{isErReq} \\
Q_{15} & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& (\#A_{er}^q - 1) = \#B_{er}^q \wedge \neg \text{treeLocked} \wedge \text{last}(A) = x \wedge \text{last}(A_{ed}^q) = x \wedge \\
& \neg \text{isRaReq} \wedge \neg \text{isIdReq} \wedge \neg \text{isEdReq} \wedge \neg \text{isIrReq} \wedge \text{isErReq} \\
Q_{16} & \stackrel{\text{def}}{=} \#A_{ra}^q = \#B_{ra}^q \wedge \#A_{id} = \#B_{id} = \#C_{id} \wedge \#A_{ed}^q = \#B_{ed}^q \wedge \#A_{ir} = \#B_{ir} \wedge \\
& \#A_{er}^q = \#B_{er}^q \wedge \neg \text{treeLocked} \wedge \text{last}(A) = x \wedge \\
& \text{last}(A_{er}^q) = x \wedge \text{last}(B_{er}^q) = y \wedge \text{isUniquePID}(\text{last}(B_{er}^q).\text{spid}) \\
& \neg \text{isRaReq} \wedge \neg \text{isIdReq} \wedge \neg \text{isEdReq} \wedge \neg \text{isIrReq} \wedge \text{isErReq} \\
Q_{i_{qh}} & \stackrel{\text{def}}{=} \text{false}
\end{aligned}$$

We check the following implications to prove that the above assertion network is an A-C-inductive assertion network w.r.t. assumption A_{qh}^i , commitment C_{qh}^i , and channels $A, C, E, A_{ra}^q, B_{ra}^q, A_{id}, B_{id}, A_{ed}^q, B_{ed}^q, A_{ir}, B_{ir}, A_{er}^q$, and B_{er}^q .

- $\models Q_{s_{qh}}^i \rightarrow C_{qh}^i$ follows from the above definitions.
- $\models Q_{s_{qh}}^i \wedge A_{qh}^i \rightarrow Q_{l_1} \circ \text{init}$. In this internal transition, function *init* does unset boolean variables *reeLocked*, *isRaReq*, *isIdReq*, *isIrReq*, *isEdReq*, and *isErReq*. Hence, this verification holds.
- $\models Q_{l_1} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_2}) \wedge C_{qh}^i \circ (f_1 \circ g))$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(A, v))$ for arbitrary v . In this input transition, a communication through channel A just took place. Function g assigns the last received value from channel A to x . The first implication of A_{qh}^i satisfies *isUniquePID*(*last*(A).*spid*) predicate because $\#A > 0$. Function f_1 checks the variable x to find the request type and assigns boolean variables *isRaReq*, *isIdReq*, *isIrReq*, *isEdReq*, and *isErReq*, accordingly. Thus, this verification holds.
- $\models Q_{l_2} \wedge \text{isRaReq} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_3}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ra}^q, \sigma(x)))$. In this output transition, program I_{qh} sends x through channel A_{ra}^q toward program I_{ra}^q . From the transition's condition we have *isRaReq*. C_{qh}^i holds because $\#A_{ra}^q > 0$ and $\sigma \models \text{isUniquePID}(x.\text{spid})$. Hence, this verification holds.
- $\models Q_{l_3} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_4}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{ra}^q, v))$ for arbitrary v . In this input transition, a communication through channel B_{ra}^q just took place and function g assigns the last received value to y . Because $\#A_{ra}^q = \#B_{ra}^q > 0$, the second implication of A_{qh}^i satisfies *isUniquePID*(*last*(B_{ra}^q).*spid*). Thus, this verification holds.
- $\models Q_{l_4} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_1}) \wedge C_{qh}^i) \circ (f_4 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C, \sigma(y)))$. In this output transition, program I_{qh} just sends out variable y through channel C . Furthermore, function f_4 does unset boolean variables *isRaReq*, *isIdReq*, *isIrReq*, *isEdReq*, and *isErReq*. C_{qh}^i holds because $\#C > 0$, and $\sigma \models \text{isUniquePID}(\text{last}(C).\text{cap})$. Hence, this verification holds.

- $\models Q_{l_2} \wedge isIdReq \wedge A_{qh}^i \rightarrow Q_{l_5} \circ f_1$. In this internal transition, function f_1 locks tree and set the variable *lockedTree*. Furthermore, the condition of the transition satisfies that *isIrReq* is set. Thus, this verification holds.
- $\models Q_{l_5} \wedge isIdReq \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_6}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{id}, \sigma(x)))$. In this output transition, program I_{qh} sends x through channel A_{id} toward program I_{id} . C_{qh}^i holds because $\#A_{id} > 0$ and from Q_{l_5} we have *isUniquePID*($x.spid$). Hence, this verification holds.
- $\models Q_{l_6} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_7}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{id}, v))$ for arbitrary v . In this input transition, a communication through channel B_{id} just took place and function g assigns the last received value to y . Because $\#B_{id} > 0$, the second implication of A_{qh}^i satisfies *isValidCap*($last(B_{id}).cap$). Thus, this verification holds.
- $\models Q_{l_7} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_8}) \wedge C_{qh}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(E, \sigma(y)))$. In this output transition, program I_{qh} just sends out variable y through channel E . C_{qh}^i holds because $\#E > 0$ and $\sigma \models valid(last(C).cap)$. Hence, this verification holds.
- $\models Q_{l_8} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_9}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : z, h \mapsto v, \sigma(h).(C_{id}, v))$ for arbitrary v . In this input transition, a communication through channel C_{id} just took place and function g assigns the last received value to z . Because $\#C_{id} > 0$, the second implication of A_{qh}^i satisfies *isIdConfRes*($last(C_{id})$). Thus, this verification holds.
- $\models Q_{l_9} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_{10}}) \wedge C_{qh}^i) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(E, \sigma(z)))$. In this output transition, program I_{qh} just sends out variable z through channel E . Because $\#E > 0 \wedge isIrReq$, then C_{qh}^i holds. Furthermore, function f_4 does unset boolean variables *reeLocked*, *isRaReq*, *isIdReq*, *isIrReq*, *isEdReq*, and *isErReq*. Hence, this verification holds.
- $\models Q_{l_{10}} \wedge isEdReq \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_{11}}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ed}^q, \sigma(x)))$. In this output transition, program I_{qh} sends x through channel A_{ed}^q toward program I_{ed}^q . From the transition's condition we have *isEdReq*. C_{qh}^i holds because $\#A_{ed}^q > 0$ and $\sigma \models isUniquePID(x.spid)$. Hence, this verification holds.
- $\models Q_{l_{11}} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_{12}}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{ed}^q, v))$ for arbitrary v . In this input transition, a communication through channel B_{ed}^q just took place and function g assigns the last received value to y . the implication of A_{qh}^i satisfies *isUniquePID*($last(B_{ed}^q).spid$) because $\#A_{ed}^q = \#B_{ed}^q > 0$. Thus, this verification holds.
- $\models Q_{l_{12}} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_{13}}) \wedge C_{qh}^i) \circ (f_4 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C, \sigma(y)))$. In this output transition, program I_{qh} just sends out variable y through channel C . Furthermore, function f_4 does unset boolean variables *isRaReq*, *isIdReq*, *isIrReq*, *isEdReq*, and *isErReq*. C_{qh}^i holds because $\#C > 0$, and $\sigma \models isUniquePID(last(C).cap)$. Hence, this verification holds.

- $\models Q_{l_2} \wedge isIrReq \wedge A_{qh}^i \rightarrow Q_{l_{i,12}} \circ f_1$. In this internal transition, function f_1 locks tree and set the variable *lockedTree*. Furthermore, the condition of the transition satisfies that *isIrReq* is unset. Thus, this verification holds.
- $\models Q_{l_{12}} \wedge isIdReq \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_{13}}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ir}, \sigma(x)))$. In this output transition, program I_{qh} sends x through channel A_{ir} toward program I_{ir} . C_{qh}^i holds because $\#A_{ir} > 0$ and $\sigma \models isUniquePID(x.spid)$. Hence, this verification holds.
- $\models Q_{l_{13}} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_{14}}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{ir}, v))$ for arbitrary v . In this input transition, a communication through channel B_{ir} just took place and function g assigns the last received value to y . Because $\#B_{ir} > 0$, the second implication of A_{qh}^i satisfies *isIrConfRes*(*last*(B_{ir}).*cap*). Thus, this verification holds.
- $\models Q_{l_{14}} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_1}) \wedge C_{qh}^i) \circ (f_4 \circ f_3 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(E, \sigma(y)))$. In this output transition, program I_{qh} just sends out variable y through channel E . C_{qh}^i holds because $\#E > 0$ and $\sigma \models isIrConfRes(\text{last}(E).\text{cap})$. Function f_3 unlocks the tree and function f_4 does unset boolean variables *isRaReq*, *isIdReq*, *isIrReq*, *isEdReq*, and *isErReq*. Hence, this verification holds.
- $\models Q_{l_2} \wedge isErReq \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_{15}}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{er}^q, \sigma(x)))$. In this output transition, program I_{qh} sends x through channel A_{er}^q toward program I_{er}^q . From the transition's condition we have *isErReq*. C_{qh}^i holds because $\#A_{er}^q > 0$ and $\sigma \models isUniquePID(x.spid)$. Hence, this verification holds.
- $\models Q_{l_{15}} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_{16}}) \wedge C_{qh}^i) \circ (g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{er}^q, v))$ for arbitrary v . In this input transition, a communication through channel B_{er}^q just took place and function g assigns the last received value to y . A_{qh}^i satisfies *isUniquePID*(*last*(B_{er}^q).*spid*) Because $\#A_{er}^q = \#B_{er}^q > 0$. Thus, this verification holds.
- $\models Q_{l_{16}} \wedge A_{qh}^i \rightarrow ((A_{qh}^i \rightarrow Q_{l_1}) \wedge C_{qh}^i) \circ (f_4 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C, \sigma(y)))$. In this output transition, program I_{qh} just sends out variable y through channel C . Furthermore, function f_4 does unset boolean variables *isRaReq*, *isIdReq*, *isIrReq*, *isEdReq*, and *isErReq*. C_{qh}^i holds because $\#C > 0$, and $\sigma \models isUniquePID(\text{last}(C).\text{cap})$. Hence, this verification holds.

6.2.2.2 Response Handling

We model the response handler by the program I_{sh} . It cooperates with three programs to handle responses, including I_{ra}^s (resource-allocation response handler), I_{ed}^s (the external-delegation response handler), and I_{er}^s (the external-revocation response handler). In addition, I_{sh} directly forwards all the responses from the request handler to O . Program I_{sh} assumes that all received responses from the resource controllers are valid. Furthermore, it commits to forwarding received responses to the corresponding programs and forwarding programs' responses to O directly. Figure 20 depicts the state diagram of program I_{sh} .




Figure 20: Response-Handler Program of the Intermediate Controller.

Program I_{sh} receives responses from resource controllers via channel D . It uses four predicates to find out the type of a responses and forward it to the corresponding module. Then, the handler receives the response and forwards it to the operating system via channel B . In addition, it receives the responses from the request handler through channel E and forward them via channel B . The conditions and functions of I_{sh} are defined as follow:

$$\begin{aligned}
 init(\sigma) &= (\sigma : rootPtr, treeLocked, \\
 &\quad isRaRes, isEdRes, isEdConfRes, isErConfRes, isIdfRes, isIrConfRes \\
 &\quad \mapsto getRoot(\sigma(icTree)), false, false, false, false, false, false), \\
 f_1(\sigma) &= (\sigma : isRaRes, isEdRes, isEdConfRes, isErConfRes, isIdfRes, \\
 &\quad isIrConfRes \mapsto isRaResCheck(\sigma(x)), isEdResCheck(\sigma(x)), \\
 &\quad isEdConfResCheck(\sigma(x)), isErConfResCheck(\sigma(x)), \\
 &\quad isIdfResCheck(\sigma(x)), isIrConfRes(\sigma(x))), \\
 f_2(\sigma) &= (\sigma : treeLocked \mapsto lockTree(\sigma(rootPtr))), \\
 f_3(\sigma) &= (\sigma : treeLocked \mapsto unlockTree(\sigma(rootPtr))), \\
 f_4(\sigma) &= (\sigma : isRaRes, isEdRes, isEdConfRes, isErConfRes, isIdfRes, \\
 &\quad isIrConfRes \mapsto false, false, false, false, false, false)
 \end{aligned}$$

The A-C formula for process I_{sh} is as follows:

$$\vdash \langle A_{sh}^i \ C_{sh}^i \rangle \{ \varphi_{sh}^i \} I_{sh} \{ \psi_{sh}^i \}$$

where the formal definition of φ_{sh}^i , ψ_{sh}^i , A_{sh}^i , and C_{sh}^i are as follows:

$$\begin{aligned}
 \varphi_{sh}^i &\stackrel{\text{def}}{=} \#B = \#D = \#E = 0 \wedge \#A_{ra}^s = \#B_{ra}^s = 0 \wedge \#A_{ed}^s = \#B_{ed}^s = 0 \wedge \\
 &\quad \#A_{er}^s = \#B_{er}^s = 0
 \end{aligned}$$

$$\begin{aligned}
\psi_{sh}^i &\stackrel{\text{def}}{=} \text{false} \\
A_{sh}^i &\stackrel{\text{def}}{=} ((\#D > 0 \wedge (\text{isRaRes} \vee \text{isEdRes} \vee \text{isEdConfRes})) \\
&\quad \rightarrow \text{isValidCap}(\text{last}(D).\text{cap})) \wedge \\
&\quad ((\#B_{ra}^s > 0) \rightarrow \text{isValidCap}(\text{last}(B_{ra}^s).\text{cap})) \wedge \\
&\quad ((\#B_{ed}^s > 0) \rightarrow \text{isValidCap}(\text{last}(B_{ed}^s).\text{cap})) \\
&\quad ((\#B_{er}^s > 0) \rightarrow \text{isErConfRes}(\text{last}(B_{er}^s)))) \wedge \\
C_{sh}^i &\stackrel{\text{def}}{=} ((\#B > 0 \wedge (\text{isRaRes} \vee \text{isEdRes} \vee \text{isEdConfRes} \vee \text{isIdfRes})) \\
&\quad \rightarrow \text{isValidCap}(\text{last}(B).\text{cap})) \wedge \\
&\quad ((\#B > 0 \wedge \text{isErConfRes}) \rightarrow \text{isErConfRes}(\text{last}(B)))) \wedge \\
&\quad ((\#A_{ra}^s > 0) \rightarrow \text{isRaRes}(\text{last}(A_{ra}^s)) \wedge \text{isValidCap}(\text{last}(A_{ra}^s).\text{cap})) \wedge \\
&\quad ((\#A_{ed}^s > 0) \rightarrow (\text{isEdRes}(\text{last}(A_{ed}^s)) \vee \text{isEdConfRes}(\text{last}(A_{ed}^s)) \wedge \\
&\quad \text{isValidCap}(\text{last}(A_{ed}^s).\text{cap})))
\end{aligned}$$

Now, we check the validity of the hypothesis in Rule 1. Program I_{qh} receives requests from channel A and processes them in a FIFO order. Because I_{qh} assumes each request contains a unique process ID and commits to forwarding the request to the right program, it satisfies the assumption of programs $I_{ra}^q(A_{ra}^q)$, $I_{id}(A_{id})$, $I_{ed}^q(A_{ed}^q)$, $I_{ir}(A_{ir})$, and $I_{er}^q(A_{er}^q)$. I_{sh} processes received responses from channel D . Because each response contains a valid capability and I_{sh} commits forwarding it to the right program. Furthermore, I_{sh} receives valid responses from programs I_{ra}^s , I_{ed}^s , and I_{er}^s , and forward them via channel B .

6.3 Parallel Composition

The instantiated access-control system (denoted by program S) comprises programs R , I , and O , running in parallel ($S \stackrel{\text{def}}{=} R \parallel I \parallel O$). Hence, We apply the parallel composition rule to acquire the instantiated system's A-C formula as the following:

$$\vdash \langle A^s, C^s \rangle: \{\varphi^s\} S \{\psi^s\}$$

Program O commits to program I that each process uses its PID when sending a request, and the PID is unique. Furthermore, program O commits to forwarding responses to their corresponding processes directly. In addition, the commitments of programs R and I comprise their modules' commitments. Therefore, the above A-C formula proves Lemmas 1 to 5 for the instantiated system.

6.4 Proof

In this section, we proof the above lemmas for the MDC design. We proof the lemmas using the rely-guarantee technique too. In addition, we use the proofs of those lemmas as the building blocks in proofs of the lemmas for the MDC design.

To proof the lemmas, we model an operating system, an intermediate controller, and a resource controller by programs $O \stackrel{\text{def}}{=} (L_o, T_o, s_o, t_o)$, $I \stackrel{\text{def}}{=} (L_i, T_i, s_i, t_i)$, and

$R \stackrel{\text{def}}{=} (L_r, T_r, s_r, t_r)$, respectively. Program I is defined as parallel execution of the programs of the modules in the intermediate controller as following:

$$I \stackrel{\text{def}}{=} I_{H_q} \parallel I_{H_s} \parallel I_{ra} \parallel I_{ld} \parallel I_{rd} \parallel I_{rd}^d \parallel I_{rr}$$

Program R is defined as parallel execution of the programs of the modules in the resource controller as following:

$$R \stackrel{\text{def}}{=} R_{h_{qs}} \parallel R_{ra} \parallel R_{rd} \parallel R_{rr}$$

Now, we proof the lemmas regarding these programs.

6.4.1 First Lemma: Resource Allocation

First lemma indicates that any resource-allocation operation creates a valid p-cap. We formally define the lemma and proof it.

Lemma 6. *Given a process with unique ID in a process node, a intermediate controller in the same node, and a resource controller in a resource node, the process will get a valid p-cap by sending a resource-allocation request.*

Proof. We use Assumption-Commitment technique to prove the lemma.

we model the process by program $P_{ra} \stackrel{\text{def}}{=} (L_p, T_p, s_p, t_p)$ as depicted in figure 6. Now, we prove that when program P_{ra} sends a resource-allocation request, it will receive a valid p-cap.

Because program P_{ra} operates as described in section 5.4 the proof of lemma for this program is the same too. In addition, the proof of program O is explained in section 6.4.1.

Program I_{H_q} receives a request from process P_{ra} via channel A and finds out the request is a resource-allocation one. Then, I_{H_q} forwards the request to RA_1 module, receives the response from it, and forwards the response toward program R through channel B .

The A-C formula for program I_{H_q} is as follows:

$$\vdash \langle Ass_{h_q}, C_{h_q} \rangle \{ \varphi_{h_q} \} I_{h_q} \{ \psi_{h_q} \}$$

where φ_{h_q} , ψ_{h_q} , Ass_{h_q} , and C_{h_q} are formalised as follows:

$$\begin{aligned} \varphi_{h_q} & \stackrel{\text{def}}{=} \#A = N_a \geq 0 \wedge \#B = N_b \geq 0 \wedge \#A_{ra_1} = \#B_{ra_1} = N_{ra} \\ \psi_{h_q} & \stackrel{\text{def}}{=} false \\ Ass_{h_q} & \stackrel{\text{def}}{=} (\#A > N_a \rightarrow isUniquePID(last(A).spid)) \wedge \\ & (\#B_{ra_1} > 0 \rightarrow isRaReq(last(B_{ra_1})) \wedge isUniquePID(last(B_{ra_1}).spid)) \\ C_{h_q} & \stackrel{\text{def}}{=} (\#B > N_b \rightarrow isUniquePID(last(B).spid)) \wedge \end{aligned}$$

$$(\#A_{ra_1} > 0 \rightarrow \\ isRaReq(last(A_{ra_1})) \wedge isUniquePID(last(A_{ra_1}).spid))$$

wherein N_a , N_b , and N_{ra} are logical variables.

The assertion network for I_{H_q} is as follows:

$$\begin{aligned} Q_s &\stackrel{\text{def}}{=} \#A = N_b \geq 0 \wedge \#B = N_b \geq 0 \wedge \#A_{ra_1} = \#B_{ra_1} = N_{ra} \\ Q_{l_1} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{ra_1} = \#B_{ra_1} \\ Q_{l_2} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{ra_1} = \#B_{ra_1} \wedge last(A) = x \\ Q_{l_3} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge (\#A_{ra_1} - 1) = \#B_{ra_1} \wedge last(A) = x \wedge \\ &\quad last(A_{ra_1}) = x \\ Q_{l_4} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{ra_1} = \#B_{ra_1} \wedge last(A) = x \wedge \\ &\quad last(A_{ra_1}) = x \wedge last(B_{ra_1}) = y \\ Q_t &\stackrel{\text{def}}{=} false \end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_q} , commitment C_{h_q} , and channels A , B , A_{ra_1} , and B_{ra_1} .

- $\models Q_s \rightarrow C_{h_q}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_q} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_2}) \wedge C_{h_q}) \circ (f_1 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value $v \in MSG$. In this input transition, $\sigma' \models \#A > 0$ holds because just a communication through channel A took place. Function g assigns the received value to variable x . Since $\#A > 0$, the first implication of Ass_{h_q} satisfies $isUniquePID(last(A).spid)$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isRaReq(x) \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_3}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ra_1}, \sigma(x)))$. In this output transition, the request in variable x is forwarded toward resource-allocation module through channel A_{ra_1} because $isRaReq(x)$ is evaluated to *true*. C_{h_q} is satisfied because $\#A_{ra_1} > 0$, from the condition of the transition we have $isRaReq(last(A_{ra_1}))$, and from Q_{l_2} we have $isUniquePID(last(A_{ra_1}).spid)$. Thus, this verification holds.
- $\models Q_{l_3} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_4}) \wedge C_{h_q}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{ra_1}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program I_{ra} through channel B_{ra_1} and assign it to variable y via function g . Since $\#B_{ra_1} > 0$, the first implication of Ass_{h_q} implies $isRaReq(last(B_{ra_1}))$ and $isUniquePID(last(B_{ra_1}).spid)$. Thus, this verification holds.
- $\models Q_{l_4} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_1}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, the program sends the request in variable y through chan-

nel B . C_{h_q} holds because from Q_{l_3} we have $isRaReq(y)$ and $isUniquePID(y.spid)$. Hence, this verification holds.

Finally, the post-condition of program I_{H_q} is satisfied because $Q_t \rightarrow \psi_{h_q}$.

Program $R_{H_{qs}}$ receives a request from program I via channel A and finds out the request is resource-allocation one. Then, $R_{H_{qs}}$ forwards the request to program R_{ra} , receives the response from it, and forwards the response toward program I through channel B .

The A-C formula for process $R_{H_{qs}}$ is as follows:

$$\vdash \langle Ass_{h_{qs}}, C_{h_{qs}} \rangle \{ \varphi_{h_{qs}} \} I_{h_{qs}} \{ \psi_{h_{qs}} \}$$

where $\varphi_{h_{qs}}$, $\psi_{h_{qs}}$, $Ass_{h_{qs}}$, and $C_{h_{qs}}$ are formalised as follows:

$$\begin{aligned} \varphi_{h_{qs}} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{ra} = \#B_{ra} \\ \psi_{h_{qs}} &\stackrel{\text{def}}{=} false \\ Ass_{h_{qs}} &\stackrel{\text{def}}{=} (\#A > 0 \rightarrow isUniquePID(last(A).spid)) \wedge \\ &\quad (\#B_{ra} > N_{ra} \rightarrow \\ &\quad \quad isRaRes(last(B_{ra})) \wedge isValidCap(last(B_{ra}).cap)) \\ C_{h_{qs}} &\stackrel{\text{def}}{=} (\#B > 0 \rightarrow \\ &\quad isRaRes(last(B)) \wedge isValidCap(last(B).cap)) \wedge \\ &\quad (\#A_{ra} > N_{ra} \rightarrow \\ &\quad \quad isRaReq(last(A_{ra})) \wedge isUniquePID(last(A_{ra}).spid)) \end{aligned}$$

wherein N_{ra} is a logical variable.

The assertion network for $R_{H_{qs}}$ is as follows:

$$\begin{aligned} Q_s &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{ra} = \#B_{ra} = N_{ra} \\ Q_{l_1} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{ra} = \#B_{ra} \\ Q_{l_2} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{ra} = \#B_{ra} \wedge last(A) = x \\ Q_{l_3} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge (\#A_{ra} - 1) = \#B_{ra} \wedge last(A) = x \wedge last(A_{ra}) = x \\ Q_{l_4} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{ra_1} = \#B_{ra_1} \wedge last(A) = x \wedge last(A_{ra}) = x \wedge \\ &\quad last(B_{ra}) = y \\ Q_t &\stackrel{\text{def}}{=} false \end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption $Ass_{h_{qs}}$, commitment $C_{h_{qs}}$, and channels M , N , A_{ra} , and B_{ra} .

- $\models Q_s \rightarrow C_{h_{qs}}$ follows from the above definition.

- $\models Q_s \wedge Ass_{h_{qs}} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_2}) \wedge C_{h_{qs}}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(M, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives a message through channel *M* and function *g* stores it in variable *x*. Based on $Ass_{h_{qs}}$, we have $isUniquePID(last(x).spid)$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isRAREq(x) \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_3}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ra}, \sigma(x)))$. In this output transition, the request in variable *x* is forwarded toward resource-allocation module through channel $\#A_{ra}$ because $isRAREq(x)$ is evaluated to *true*. $C_{h_{qs}}$ is satisfied because $\#A_{ra} > N_{ra}$, from the condition of the transition we have $isRaReq(last(A_{ra}))$, and from Q_{l_2} we have $isUniquePID(last(A_{ra}).spid)$. Thus, this verification holds.
- $\models Q_{l_3} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_4}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B_{ra}, \sigma(y)))$. In this input transition, the program receives the resource-allocation response in variable *y* through channel B_{ra} . Hence, this verification holds.
- $\models Q_{l_4} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_1}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, the program sends the response in variable *y* through channel *B*. $C_{h_{qs}}$ holds because from $Ass_{h_{qs}}$ we have $isRaRes(y)$ and $isUniquePID(y.spid)$. Hence, this verification holds.

Finally, the post-condition of program R_{H_s} is satisfied because $Q_t \rightarrow \psi_{h_s}$.

Program I_{H_s} receives a response from program *R* via channel *C* and finds out the response is a resource-allocation response. Then, I_{H_s} forwards the response to RA_2 module, receives the response from the module, and forwards the response toward program *O* via channel *D*.

The A-C formula for program I_{H_s} is as follows:

$$\vdash \langle Ass_{h_s}, C_{h_s} \rangle \{ \varphi_{h_s} \} I_{h_s} \{ \psi_{h_s} \}$$

where φ_{h_s} , ψ_{h_s} , Ass_{h_s} , and C_{h_s} are formalised as follows:

$$\begin{aligned}
\varphi_{h_s} &\stackrel{\text{def}}{=} \#C = N_c \wedge \#D = N_d \wedge \#A_{ra_2} = \#B_{ra_2} = N_{ra} \wedge \neg hasTreeToken \\
\psi_{h_s} &\stackrel{\text{def}}{=} false \\
Ass_{h_s} &\stackrel{\text{def}}{=} (\#C > N_c \wedge isRaRes(last(C)) \rightarrow isValidCap(last(C).cap)) \wedge \\
&\quad (\#B_{ra_2} > 0 \rightarrow \\
&\quad \quad isRaRes(last(B_{ra_2})) \wedge isValidCap(last(B_{ra_2}).cap)) \\
C_{h_s} &\stackrel{\text{def}}{=} (\#D > N_d \rightarrow \\
&\quad isRaRes(last(D)) \wedge isValidCap(last(D).cap)) \wedge \\
&\quad (\#A_{ra_2} > 0 \rightarrow \\
&\quad \quad isRaRes(last(A_{ra_2})) \wedge isValidCap(last(A_{ra_2}).cap))
\end{aligned}$$

wherein N_c , N_d , and N_{ra} are logical variables.

The assertion network for I_{H_s} is as follows:

$$\begin{aligned}
Q_s &\stackrel{\text{def}}{=} \#C = N_c \geq 0 \wedge \#D = N_d \geq 0 \wedge \#A_{ra_2} = \#B_{ra_2} = N_{ra} \wedge \neg hasTreeToken \\
Q_{l_1} &\stackrel{\text{def}}{=} \#C \geq 0 \wedge \#D \geq 0 \wedge \#A_{ra_2} = \#B_{ra_2} \wedge \neg hasTreeToken \\
Q_{l_2} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{ra_2} = \#B_{ra_2} \wedge last(C) = x \wedge \neg hasTreeToken \\
Q_{l_3} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{ra_2} = \#B_{ra_2} \wedge last(C) = x \wedge hasTreeToken \\
&\quad isRaRes(x) \wedge isValidCap(x.cap) \\
Q_{l_4} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge (\#A_{ra_2} - 1) = \#B_{ra_2} \wedge last(C) = x \wedge \\
&\quad last(A_{ra_2}) = x \wedge hasTreeToken \\
Q_{l_5} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{ra_2} = \#B_{ra_2} \wedge last(C) = x \wedge last(A_{ra_2}) = x \wedge \\
&\quad last(B_{ra_2}) = y \wedge hasTreeToken \wedge isRaRes(y) \wedge isValidCap(y.cap) \\
Q_t &\stackrel{\text{def}}{=} false
\end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_s} , commitment C_{h_s} , and channels C , D , A_{ra_2} , and B_{ra_2} .

- $\models Q_s \rightarrow C_{h_s}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_s} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_2}) \wedge C_{h_s}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(M, v))$ for arbitrary value $v \in MSG$. In this input transition, just a communication through channel C took place. Function g assigns the received value to variable x , hence $last(C) = x$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isRaRes(x) \wedge Ass_{h_s} \rightarrow Q_{l_3} \circ f_1$. In this internal transition, function f_1 gets the tree token. Since $\#C > 0$ and $isRaRes(x)$, from Ass_{h_s} we have $isValidCap(x.cap)$. Thus, this verification holds.
- $\models Q_{l_3} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_4}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ra_2}, \sigma(x)))$. In this output transition, the response in variable x is forwarded toward resource-allocation module through channel A_{ra_2} . C_{h_q} is satisfied because $\#A_{ra_2} > 0$ and from Q_{l_3} we have $isRaRes(last(A_{ra_2}))$ and $isValidCap(last(A_{ra_2}).cap)$. Thus, this verification holds.
- $\models Q_{l_4} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_5}) \wedge C_{h_s}) \circ g$ where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{ra_2}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program I_{ra} through channel B_{ra_2} and assign it to variable y via function g . Since $\#B_{ra_2} > 0$, the first implication of Ass_{h_s} implies $isRaRes(last(B_{ra_2}))$ and $isValidCap(last(B_{ra_2}).cap)$. Thus, this verification holds.
- $\models Q_{l_5} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_1}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(D, \sigma(y)))$. In this output transition, the program sends the response in variable y through

channel D . C_{h_s} holds because from Q_{l_s} we have $isRaRes(y)$ and $isValidCap(y.cap)$. In addition, function f_2 release the tree token. Hence, this verification holds.

Finally, the post-condition of program I_{H_s} is satisfied because $Q_t \rightarrow \psi_{h_s}$.

When program O receives the response, the program processes and forwards the response as explained in section 6.4.1. Finally, program P_{ra} adds the capability to its capability set as described in section 5.4.

□

6.4.2 Second Lemma: Internal Delegation

Second lemmas indicates that the internal delegation of a valid p-cap by a process creates a valid p-cap for another process inside the same node. Hence, the intermediate controller handles the internal delegation inside the node. We formally define the lemma and proof it.

Lemma 7. *Given two processes with unique IDs inside a process node and a intermediate controller in the same node, if the first process delegates a valid p-cap to second one, then the second process will get a valid p-cap as the result of the delegation request.*

Proof. We use Assumption-Commitment technique to prove the lemma.

First, we model the first process and the second process by programs $P_1 \stackrel{\text{def}}{=} (L_1, T_1, s_1, t_1)$ and $P_2 \stackrel{\text{def}}{=} (L_2, T_2, s_2, t_2)$ as depicted in figure ?? and figure ??, respectively. Now, we prove that when program P_1 sends a delegation request, program P_2 will receive a valid p-cap.

Because program P_1 and program P_2 operate as described in section 5.5 the proof of lemmas for these programs are the same too. In addition, the proof of program O is explained in section 6.4.1.

Program I_{H_q} receives a request from process P_1 via channel A and finds out the request is internal delegation one. Then, I_{H_q} forwards the request to LD module, receives the response from it, and forwards the response toward the response handler through channel C_{12} .

The A-C formula for program I_{H_q} is as follows:

$$\vdash \langle Ass_{h_q}, C_{h_q} \rangle \{ \varphi_{h_q} \} I_{h_q} \{ \psi_{h_q} \}$$

$$\begin{aligned} \varphi_{h_q} &\stackrel{\text{def}}{=} \#A = N_a \geq 0 \wedge \#C_{12} = N_{c_{12}} \geq 0 \wedge \#A_{ra_1} = \#B_{ld} = \#C_{ld} = N_{ld} \wedge \\ &\quad \neg hasTreeToken \end{aligned}$$

$$\psi_{h_q} \stackrel{\text{def}}{=} false$$

$$\begin{aligned} Ass_{h_q} &\stackrel{\text{def}}{=} (\#A > N_a \wedge isLDReq>Last(A)) \rightarrow \\ &\quad isUniquePID(last(A).spid) \wedge isUniquePID(last(A).rpid) \wedge \end{aligned}$$

$$\begin{aligned}
& (\#B_{ld} > 0 \rightarrow \\
& \quad isLdRes(last(B_{ld})) \wedge isValidCap(last(B_{ld}).cap)) \wedge \\
& (\#C_{ld} > 0 \rightarrow \\
& \quad isLdConfReq(last(C_{ld})) \wedge isValidCap(last(C_{ld}).cap)) \\
C_{h_q} \stackrel{\text{def}}{=} & (\#C_{12} > 0 \wedge isLdRes(last(C_{12})) \rightarrow isValidCap(last(C_{12}).cap)) \wedge \\
& (\#C_{12} > 0 \wedge isLdConfRes(last(C_{12})) \rightarrow \\
& \quad isValidCap(last(C_{12}).cap)) \wedge \\
& (\#A_{ld} > 0 \rightarrow \\
& \quad isDelReq(last(A_{ld})) \wedge isUniquePID(last(A_{ld}).spid) \wedge \\
& \quad isCurrentNode(last(A_{ld}).snid) \wedge isCurrentNode(last(A_{ld}).rnid))
\end{aligned}$$

wherein N_a , $N_{c_{12}}$, and N_{ld} are logical variables.

The assertion network for I_{H_q} is as follows:

$$\begin{aligned}
Q_s & \stackrel{\text{def}}{=} \#A = N_b \geq 0 \wedge \#C_{12} = N_{c_{12}} \geq 0 \wedge \#A_{ld} = \#B_{ld} = \#C_{ld} = N_{ld} \wedge \\
& \quad \neg hasTreeToken \\
Q_{l_1} & \stackrel{\text{def}}{=} \#A \geq 0 \wedge \#C_{12} \geq 0 \wedge \#A_{ld} = \#B_{ld} = \#C_{ld} \wedge \neg hasTreeToken \\
Q_{l_2} & \stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} \geq 0 \wedge \#A_{ld} = \#B_{ld} = \#C_{ld} \wedge last(A) = x \\
Q_{l_5} & \stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} \geq 0 \wedge \#A_{ld} = \#B_{ld} = \#C_{ld} \wedge last(A) = x \wedge \\
& \quad isLDReq(last(A)) \wedge hasTreeToken \\
Q_{l_6} & \stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} \geq 0 \wedge (\#A_{ld} - 1) = \#B_{ld} = \#C_{ld} \wedge last(A) = x \wedge \\
& \quad last(A_{ld}) = x \\
Q_{l_7} & \stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} \geq 0 \wedge \#A_{ld} = \#B_{ld} = (\#C_{ld} + 1) \wedge last(A) = x \wedge \\
& \quad last(A_{ld}) = x \wedge last(B_{ld}) = y \\
Q_{l_8} & \stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} > 0 \wedge \#A_{ld} = \#B_{ld} = (\#C_{ld} + 1) \wedge last(A) = x \wedge \\
& \quad last(A_{ld}) = x \wedge last(B_{ld}) = y \wedge last(C_{12}) = y \\
Q_{l_9} & \stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} > 0 \wedge \#A_{ld} = \#B_{ld} = \#C_{ld} \wedge last(A) = x \wedge \\
& \quad last(A_{ld}) = x \wedge last(B_{ld}) = y \wedge last(C_{ld}) = z \wedge last(C_{12}) = y \\
Q_t & \stackrel{\text{def}}{=} false
\end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_q} , commitment C_{h_q} , and channels A , C_{12} , A_{ld} , B_{ld} , and C_{ra} .

- $\models Q_s \rightarrow C_{h_q}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_q} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.

- $\models Q_{l_1} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_2}) \wedge C_{h_q}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value $v \in MSG$. In this input transition, $\sigma' \models \#A > 0$ holds because just a communication through channel A took place. Function g assigns the received value to variable x . Since $\#A > 0$, the first implication of Ass_{h_q} satisfies $isUniquePID(last(A).spid)$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isLDReq(x) \wedge Ass_{h_s} \rightarrow Q_{l_5} \circ f_1$. In this internal transition, function f_1 gets the tree token. Since $\#A > 0$, the condition of the transition we have $isLDReq(last(A))$. Thus, this verification holds.
- $\models Q_{l_5} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_6}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ld}, \sigma(x)))$. In this output transition, the request in variable x is forwarded toward internal-delegation module through channel A_{ld} because from the condition we have $isLDReq(x)$. C_{h_q} is satisfied because $\#A_{ld} > 0$ and from Q_{l_5} we have $isLDReq(last(A_{ld}))$. Hence, the sender and the receiver processes have unique IDs and are in the current node. Thus, this verification holds.
- $\models Q_{l_6} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_7}) \wedge C_{h_q}) \circ g$ where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{ld}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program I_{ld} through channel B_{ld} and assigns it to variable y via function g . Since $\#B_{ld} > 0$, the second implication of Ass_{h_q} implies $isLdRes(last(B_{ld}))$ and $isValidCap(last(B_{cap}).cap)$. Thus, this verification holds.
 $\models Q_{l_7} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_8}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C_{12}, \sigma(y)))$. In this output transition, the program sends the response in variable y through channel C_{12} . In addition, C_{h_q} holds because from Q_{l_7} and Ass_{h_q} we have $isLdRes(y)$ and $isValidCap(last(y).cap)$. Hence, this verification holds.
- $\models Q_{l_8} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_9}) \wedge C_{h_q}) \circ g$ where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : z, h \mapsto v, \sigma(h).(C_{ld}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives another response from program I_{ld} through channel C_{ld} and assigns it to variable z via function g . Since $\#C_{ld} > 0$, the third implication of Ass_{h_q} implies $isLdConfRes(last(C_{ld}))$ and $isValidCap(last(C_{cap}).cap)$. Thus, this verification holds.
 $\models Q_{l_9} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_{10}}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C_{12}, \sigma(z)))$. In this output transition, the program sends the response in variable z through channel C_{12} . C_{h_q} holds because from Ass_{h_q} we have $isLdConfRes(z)$ and $isValidCap(z.cap)$. In addition, function f_2 release the tree token. Hence, this verification holds.

Finally, the post-condition of program I_{H_q} is satisfied because $Q_{l_{10}} \rightarrow \psi_{h_q}$.

Program I_{H_s} receives two responses from program I_{H_q} via channel C_{12} . In this case, I_{H_s} just forwards the responses to program O via channel D .

The A-C formula for program I_{H_s} is as follows:

$$\vdash \langle Ass_{h_s}, C_{h_s} \rangle \{ \varphi_{h_s} \} I_{h_s} \{ \psi_{h_s} \}$$

where φ_{h_q} , ψ_{h_q} , Ass_{h_q} , and C_{h_q} are formalised as follows:

$$\varphi_{h_s} \stackrel{\text{def}}{=} \#C_{12} = N_{c_{12}} \geq 0 \wedge \#D = N_d \geq 0$$

$$\begin{aligned}
\psi_{h_s} &\stackrel{\text{def}}{=} false \\
Ass_{h_s} &\stackrel{\text{def}}{=} true \\
C_{h_s} &\stackrel{\text{def}}{=} true
\end{aligned}$$

wherein $N_{c_{12}}$ and N_d are logical variables.

The assertion network for I_{H_s} is as follows:

$$\begin{aligned}
Q_s &\stackrel{\text{def}}{=} \#C_{12} = N_{c_{12}} \geq 0 \wedge \#D = N_d \geq 0 \\
Q_{l_1} &\stackrel{\text{def}}{=} \#C_{12} \geq 0 \wedge \#D \geq 0 \\
Q_{l_{15}} &\stackrel{\text{def}}{=} \#C_{12} > 0 \wedge \#D \geq 0 \wedge last(C_{12}) = x \\
Q_t &\stackrel{\text{def}}{=} false
\end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_s} , commitment C_{h_s} , and channels C_{12} and D .

- $\models Q_s \rightarrow C_{h_s}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_s} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_{15}}) \wedge C_{h_s}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(C_{12}, v))$ for arbitrary value $v \in MSG$. In this input transition, just a communication through channel C_{12} took place. Function g assigns the received value to variable x , hence $last(C_{12}) = x$. Thus, this verification holds.
- $\models Q_{l_{15}} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_1}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(D, \sigma(x)))$. In this output transition, the response in variable x is just forwarded toward program O through channel D . Thus, this verification holds.

Finally, the post-condition of program I_{H_s} is satisfied because $Q_t \rightarrow \psi_{h_s}$.

When program O receives both responses, the program processes and forwards the responses as explained in section 6.4.1. Finally, programs P_1 and P_2 add the confirmation and the capability to their capability sets as described in section 5.5.

□

6.4.3 Third Lemma: External Delegation

Third lemmas indicates that the external delegation of a valid p-cap by a process creates a valid p-cap for another process inside another node. Hence, both intermediate controllers of the process nodes and the resource controller of the resource node handle the external delegation together. We formally define the lemma and proof it.

Lemma 8. *Given two processes with unique IDs in different process nodes, delegation of a valid capability from the first process to the second process causes that the delegating and the receiving processes receive a valid indicator and a valid p-cap, respectively.*

Proof. We use Assumption-Commitment technique to prove the lemma.

First, we model the first process and the second process by programs $P \stackrel{\text{def}}{=} (L_p, T_p, s_p, t_p)$ and $P' \stackrel{\text{def}}{=} (L'_p, T'_p, s'_p, t'_p)$ as depicted in figure ?? and figure ??, respectively. In addition, programs $I \stackrel{\text{def}}{=} (L_i, T_i, s_i, t_i)$ and $I' \stackrel{\text{def}}{=} (L'_i, T'_i, s'_i, t'_i)$ are the programs of the intermediate controllers on the delegating and receiving processes, respectively. Now, we prove that when program P sends a delegation request, program P' will receive a valid p-cap.

Because program P and program P' operate as described in section 5.6 the proof of lemmas for these programs are the same too. In addition, the proof of program O is explained in section 6.4.1.

Program I_{H_q} receives a request from program P via channel A and finds out the request is a external-delegation one. Then, I_{H_q} forwards the request to RD_1 module, receives the response from it, and forwards the response toward program R through channel B .

The A-C formula for program I_{H_q} is as follows:

$$\vdash \langle Ass_{h_q}, C_{h_q} \rangle \{ \varphi_{h_q} \} I_{h_q} \{ \psi_{h_q} \}$$

where φ_{h_q} , ψ_{h_q} , Ass_{h_q} , and C_{h_q} are formalised as follows:

$$\begin{aligned} \varphi_{h_q} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{rd_1} = \#B_{rd_1} \\ \psi_{h_q} &\stackrel{\text{def}}{=} false \\ Ass_{h_q} &\stackrel{\text{def}}{=} (\#A > 0 \wedge isDelReq(last(A)) \rightarrow \\ &\quad isUniquePID(last(A).spid) \wedge isValidCap(last(A).cap)) \wedge \\ &\quad (\#B_{rd_1} > 0 \rightarrow \\ &\quad isRDReq(last(B_{rd_1})) \wedge isValidCap(last(B_{rd_1}).cap)) \\ C_{h_q} &\stackrel{\text{def}}{=} (\#B > 0 \rightarrow isRDReq(last(B)) \wedge isValidCap(last(B).cap)) \wedge \\ &\quad (\#A_{rd_1} > 0 \rightarrow \\ &\quad isRDReq(last(A_{rd_1})) \wedge isValidCap(last(A_{rd_1}).cap)) \end{aligned}$$

The assertion network for I_{H_q} is as follows:

$$\begin{aligned} Q_s &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{rd_1} = \#B_{rd_1} = N_{rd} \\ Q_{l_1} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{rd_1} = \#B_{rd_1} \\ Q_{l_2} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{rd_1} = \#B_{rd_1} \wedge last(A) = x \\ Q_{l_3} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge (\#A_{rd_1} - 1) = \#B_{rd_1} \wedge last(A) = x \wedge \\ &\quad last(A_{rd_1}) = x \\ Q_{l_4} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{rd_1} = \#B_{rd_1} \wedge last(A) = x \wedge \\ &\quad last(A_{rd_1}) = x \wedge last(B_{rd_1}) = y \end{aligned}$$

$$Q_t \stackrel{\text{def}}{=} false$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_q} , commitment C_{h_q} , and channels A, B, A_{rd_1} , and B_{rd_1} .

- $\models Q_s \rightarrow C_{h_q}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_q} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_2}) \wedge C_{h_q}) \circ (f_1 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value $v \in MSG$. In this input transition, $\sigma' \models \#A > 0$ holds because just a communication through channel A took place. Function g assigns the received value to variable x . Since $\#A > 0$, the first implication of Ass_{h_q} satisfies $isUniquePID(last(A).spid)$ and $isValidCap(last(A).cap)$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isRDReq(x) \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_{10}}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{rd_1}, \sigma(x)))$. In this output transition, the request in variable x is forwarded toward external-delegation module through channel A_{rd_1} because $isRDReq(x)$ is evaluated to *true*. C_{h_q} is satisfied because $\#A_{rd_1} > 0$, from the condition of the transition we have $isRDReq(last(A_{rd_1}))$, and from Q_{l_2} we have $isUniquePID(last(A_{rd_1}).spid)$. Thus, this verification holds.
- $\models Q_{l_{10}} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_{11}}) \wedge C_{h_q}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{rd_1}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program I_{rd} through channel B_{rd_1} and assign it to variable y via function g . Since $\#B_{rd_1} > 0$, the first implication of Ass_{h_q} implies $isRDReq(last(B_{rd_1}))$ and $isValidCap(last(B_{rd_1}).cap)$. Thus, this verification holds.
- $\models Q_{l_{11}} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_1}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, the program sends the request in variable y through channel B . C_{h_q} holds because from $Q_{l_{11}}$ we have $isRDReq(y)$ and $isValidCap(y.cap)$. Hence, this verification holds.

Finally, the post-condition of program I_{H_q} is satisfied because $Q_t \rightarrow \psi_{h_q}$.

Program $R_{H_{qs}}$ receives a request from program I via channel A and finds out the request is external-delegation one. Then, $R_{H_{qs}}$ forwards the request to program R_{rd} , receives the response from it, and forwards the response toward program I through channel B .

The A-C formula for process $R_{H_{qs}}$ is as follows:

$$\vdash \langle Ass_{h_{qs}}, C_{h_{qs}} \rangle \{ \varphi_{h_{qs}} \} I_{h_{qs}} \{ \psi_{h_{qs}} \}$$

where $\varphi_{h_{qs}}, \psi_{h_{qs}}, Ass_{h_{qs}}$, and $C_{h_{qs}}$ are formalised as follows:

$$\begin{aligned} \varphi_{h_{qs}} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{rd} = \#B_{bd} = \#C_{rd} \\ \psi_{h_{qs}} &\stackrel{\text{def}}{=} false \end{aligned}$$

$$\begin{aligned}
Ass_{h_{qs}} &\stackrel{\text{def}}{=} (\#A > 0 \wedge isDelReq(last(A)) \rightarrow \\
&\quad isUniquePID(last(A).spid) \wedge isValidCap(last(A).cap)) \wedge \\
&\quad (\#B_{ra} > N_{ra} \rightarrow \\
&\quad \quad isRdRes(last(B_{rd})) \wedge isValidCap(last(B_{rd}).cap) \\
&\quad (\#C_{rd} > 0 \rightarrow \\
&\quad \quad isLdConfReq(last(C_{rd})) \wedge isValidCap(last(C_{rd}).cap)) \\
C_{h_{qs}} &\stackrel{\text{def}}{=} (\#B > 0 \rightarrow \\
&\quad isRaReq(last(B)) \wedge isValidCap(last(B).cap)) \wedge \\
&\quad (\#A_{ra} > N_{ra} \rightarrow \\
&\quad \quad isRDReq(last(A_{ra})) \wedge isUniquePID(last(A_{ra}).spid))
\end{aligned}$$

The assertion network for $R_{H_{qs}}$ is as follows:

$$\begin{aligned}
Q_s &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{ra} = \#B_{ra} = \#C_{rd} \\
Q_{l_1} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{ra} = \#B_{ra} = \#C_{rd} \\
Q_{l_2} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{rd} = \#B_{rd} = \#C_{rd} \wedge last(A) = x \\
Q_{l_5} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge (\#A_{ra} - 1) = \#B_{ra} = \#C_{rd} \wedge last(A) = x \\
&\quad \wedge last(A_{rd}) = x \\
Q_{l_6} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{rd_1} = \#B_{rd_1} = (\#C_{rd} + 1) \wedge last(A) = x \\
&\quad \wedge last(A_{rd}) = x \wedge last(B_{rd}) = y \\
Q_{l_7} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B > 0 \wedge \#A_{rd_1} = \#B_{rd_1} \wedge last(A) = x \wedge last(A_{rd}) = x \\
&\quad \wedge last(B_{rd}) = y \wedge last(B) = y \\
Q_{l_8} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B > 0 \wedge \#A_{rd_1} = \#B_{rd_1} \wedge last(A) = x \wedge last(A_{rd}) = x \\
&\quad \wedge last(B_{rd}) = y \wedge last(C_{rd}) = z \wedge last(B) = y \\
Q_t &\stackrel{\text{def}}{=} false
\end{aligned}$$

- $\models Q_s \rightarrow C_{h_{qs}}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_{qs}} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_2}) \wedge C_{h_{qs}}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(M, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives a message through channel M and function g stores it in variable x . Based on $Ass_{h_{qs}}$, we have $isUniquePID(last(x).spid)$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isRaReq(x) \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_5}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{rd}, \sigma(x)))$. In this output transition, the request in variable x is forwarded toward resource-allocation module through channel $\#A_{rd}$ because

$isRDReq(x)$ is evaluated to *true*. $C_{h_{qs}}$ is satisfied because $\#A_{rd} > 0$, from the condition of the transition we have $isRDReq(last(A_{rd}))$, and from Q_{l_2} we have $isUniquePID(last(A_{rd}).spid)$. Thus, this verification holds.

$\models Q_{l_5} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_6}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B_{rd}\sigma(y)))$. In this input transition, the program receives the delegation response in variable y through channel B_{rd} . Hence, this verification holds.

$\models Q_{l_6} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_7}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, the program sends the response in variable y through channel B . $C_{h_{qs}}$ holds because from Q_{l_6} and $Ass_{h_{qs}}$ we have $isRDRes(y)$ and $isValidCap(y.cap)$. Hence, this verification holds.

$\models Q_{l_7} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_8}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C_{rd}, \sigma(z)))$. In this input transition, the program receives the delegation confirmation response in variable z through channel C_{rd} . Hence, this verification holds.

$\models Q_{l_8} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_1}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(z)))$. In this output transition, the program sends the response in variable z through channel B . $C_{h_{qs}}$ holds because from Q_{l_8} and $Ass_{h_{qs}}$ we have $isRDConfRes(z)$ and $isValidCap(y.cap)$. Hence, this verification holds.

Finally, the post-condition of program $R_{H_{qs}}$ is satisfied because $Q_t \rightarrow \psi_{h_{qs}}$.

Program I_{H_s} on the receiving-process side receives a response from program R via channel C and finds out it is a delegation response. Then, I_{H_s} forwards the response to RD_3 module, receives the response from the module, and forwards the response toward program O via channel D .

The A-C formula for program I_{H_s} is as follows:

$$\vdash \langle Ass_{h_s}, C_{h_s} \rangle \{ \varphi_{h_s} \} I_{h_s} \{ \psi_{h_s} \}$$

where $\varphi_{h_q}, \psi_{h_q}, Ass_{h_q}$, and C_{h_q} are formalised as follows:

$$\begin{aligned} \varphi_{h_s} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D > 0 \wedge \#A_{rd_3} = \#B_{rd_3} \wedge \neg hasTreeToken \\ \psi_{h_s} &\stackrel{\text{def}}{=} false \\ Ass_{h_s} &\stackrel{\text{def}}{=} (\#C > 0 \wedge isRDRes(last(C)) \rightarrow isValidCap(last(C).cap)) \wedge \\ &\quad (\#B_{rd_3} > 0 \rightarrow \\ &\quad \quad isRDRes(last(B_{rd_3})) \wedge isValidCap(last(B_{rd_3}).cap)) \\ C_{h_s} &\stackrel{\text{def}}{=} (\#D > 0 \wedge isRDRes(last(D)) \rightarrow isValidCap(last(D).cap)) \wedge \\ &\quad (\#A_{rd_3} > 0 \rightarrow \\ &\quad \quad isRDRes(last(A_{rd_3})) \wedge isValidCap(last(A_{rd_3}).cap)) \end{aligned}$$

The assertion network for I_{H_s} is as follows:

$$Q_s \stackrel{\text{def}}{=} \#C \geq 0 \wedge \#D \geq 0 \wedge \#A_{rd_3} = \#B_{rd_3} \wedge \neg hasTreeToken$$

$$\begin{aligned}
Q_{l_1} &\stackrel{\text{def}}{=} \#C \geq 0 \wedge \#D \geq 0 \wedge \#A_{rd_3} = \#B_{rd_3} \wedge \neg \text{hasTreeToken} \\
Q_{l_2} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rd_3} = \#B_{rd_3} \wedge \text{last}(C) = x \wedge \neg \text{hasTreeToken} \\
Q_{l_6} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rd_3} = \#B_{rd_3} \wedge \text{last}(C) = x \wedge \text{hasTreeToken} \\
&\quad \text{isRdRes}(x) \wedge \text{isValidCap}(x.\text{cap}) \\
Q_{l_7} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge (\#A_{rd_3} - 1) = \#B_{rd_2} \wedge \text{last}(C) = x \wedge \\
&\quad \text{last}(A_{rd_3}) = x \wedge \text{hasTreeToken} \\
Q_{l_8} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rd_3} = \#B_{rd_3} \wedge \text{last}(C) = x \wedge \text{last}(A_{rd_3}) = x \wedge \\
&\quad \text{last}(B_{rd_3}) = y \wedge \text{hasTreeToken} \wedge \text{isRdRes}(y) \wedge \text{isValidCap}(y.\text{cap}) \\
Q_t &\stackrel{\text{def}}{=} \text{false}
\end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_s} , commitment C_{h_s} , and channels C, D, A_{rd_3} , and B_{rd_3} .

- $\models Q_s \rightarrow C_{h_s}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_s} \rightarrow Q_{l_1} \circ \text{init}$. In this internal transition, function init does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_2}) \wedge C_{h_s}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(C, v))$ for arbitrary value $v \in MSG$. In this input transition, just a communication through channel C took place. Function g assigns the received value to variable x , hence $\text{last}(C) = x$. Thus, this verification holds.
- $\models Q_{l_2} \wedge \text{isRdRes}(x) \wedge Ass_{h_s} \rightarrow Q_{l_6} \circ f_1$. In this internal transition, function f_1 gets the tree token. Since $\#C > 0$ and $\text{isRdRes}(x)$, from Ass_{h_s} we have $\text{isValidCap}(x.\text{cap})$. Thus, this verification holds.
- $\models Q_{l_6} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_7}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{rd_3}, \sigma(x)))$. In this output transition, the response in variable x is forwarded toward resource-allocation module through channel A_{rd_3} . C_{h_q} is satisfied because $\#A_{rd_3} > 0$ and from Q_{l_6} we have $\text{isRdRes}(\text{last}(A_{rd_3}))$ and $\text{isValidCap}(\text{last}(A_{rd_3}).\text{cap})$. Thus, this verification holds.
- $\models Q_{l_7} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_9}) \wedge C_{h_s}) \circ g$ where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{rd_3}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program RD_3 through channel B_{rd_3} and assign it to variable y via function g . Since $\#B_{rd_3} > 0$, the first implication of Ass_{h_s} implies $\text{isRdRes}(\text{last}(B_{rd_3}))$ and $\text{isValidCap}(\text{last}(B_{rd_3}).\text{cap})$. Thus, this verification holds.
- $\models Q_{l_9} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_1}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(D, \sigma(y)))$. In this output transition, the program sends the response in variable y through channel D . C_{h_s} holds because from Ass_{h_s} we have $\text{isRaRes}(B_{rd_3})$ and $\text{isValidCap}(\text{last}(B_{rd_3}).\text{cap})$. In addition, function f_2 release the tree token. Hence, this verification holds.

Finally, the post-condition of program I_{H_s} is satisfied because $Q_t \rightarrow \psi_{h_s}$.

When program O receives both responses, the program processes and forwards the responses as explained in section 6.4.1. Then, programs P' receives and adds the new capability to its capability set as described in section 5.6.

Program I_{H_s} on the delegating-process side receives a response from program R via channel C and finds out it is a delegation-confirmation response. Then, I_{H_s} forwards the response to RD_2 module, receives the response from the module, and forwards the response toward program O via channel D .

The A-C formula for program I_{H_s} is as follows:

$$\begin{aligned} & \vdash \langle Ass_{H_s}, C_{H_s} \rangle \{ \varphi_{H_s} \} I_{H_s} \{ \psi_{H_s} \} \\ \varphi_{H_s} & \stackrel{\text{def}}{=} \#C > 0 \wedge \#D > 0 \wedge \#A_{rd_2} = \#B_{rd_2} \wedge \neg hasTreeToken \\ \psi_{H_s} & \stackrel{\text{def}}{=} false \\ Ass_{H_s} & \stackrel{\text{def}}{=} (\#C > 0 \wedge isRDConfRes(last(C)) \rightarrow isValidCap(last(C).cap)) \wedge \\ & (\#B_{rd_2} > 0 \rightarrow \\ & \quad isRdConfRes(last(B_{rd_2})) \wedge isValidCap(last(B_{rd_2}).cap)) \\ C_{H_s} & \stackrel{\text{def}}{=} (\#D > 0 \wedge isRDConfRes(last(D)) \rightarrow isValidCap(last(D).cap)) \wedge \\ & (\#A_{rd_2} > 0 \rightarrow \\ & \quad isRDConfRes(last(A_{rd_2})) \wedge isValidCap(last(A_{rd_2}).cap)) \end{aligned}$$

The assertion network for I_{H_s} is as follows:

$$\begin{aligned} Q_s & \stackrel{\text{def}}{=} \#C \geq 0 \wedge \#D \geq 0 \wedge \#A_{rd_2} = \#B_{rd_2} \wedge \neg hasTreeToken \\ Q_{l_1} & \stackrel{\text{def}}{=} \#C \geq 0 \wedge \#D \geq 0 \wedge \#A_{rd_2} = \#B_{rd_2} \wedge \neg hasTreeToken \\ Q_{l_2} & \stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rd_2} = \#B_{rd_2} \wedge last(C) = x \wedge \neg hasTreeToken \\ Q_{l_9} & \stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rd_2} = \#B_{rd_2} \wedge last(C) = x \wedge hasTreeToken \\ & \quad isRDConfRes(x) \wedge isValidCap(x.cap) \\ Q_{l_{10}} & \stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge (\#A_{rd_2} - 1) = \#B_{rd_2} \wedge last(C) = x \wedge \\ & \quad last(A_{rd_2}) = x \wedge hasTreeToken \\ Q_{l_{11}} & \stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rd_2} = \#B_{rd_2} \wedge last(C) = x \wedge last(A_{rd_2}) = x \wedge \\ & \quad last(B_{rd_2}) = y \wedge hasTreeToken \wedge isRDConfRes(y) \wedge \\ & \quad isValidCap(y.cap) \\ Q_t & \stackrel{\text{def}}{=} false \end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{H_s} , commitment C_{H_s} , and channels C , D , A_{rd_2} , and B_{rd_2} .

- $\models Q_s \rightarrow C_{H_s}$ follows from the above definition.

- $\models Q_s \wedge Ass_{h_s} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_2}) \wedge C_{h_s}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(C, v))$ for arbitrary value $v \in MSG$. In this input transition, just a communication through channel C took place. Function g assigns the received value to variable x , hence $last(C) = x$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isRDConfRes(x) \wedge Ass_{h_s} \rightarrow Q_{l_6} \circ f_1$. In this internal transition, function f_1 gets the tree token. Since $\#C > 0$ and $isRDRes(x)$, from Ass_{h_s} we have $isValidCap(x.cap)$. Thus, this verification holds.
- $\models Q_{l_6} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_7}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{rd_2}, \sigma(x)))$. In this output transition, the response in variable x is forwarded toward resource-allocation module through channel A_{rd_2} . C_{h_q} is satisfied because $\#A_{rd_2} > 0$ and from Q_{l_6} we have $isRDConfRes(last(A_{rd_2}))$ and $isValidCap(last(A_{rd_2}).cap)$. Thus, this verification holds.
- $\models Q_{l_7} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_9}) \wedge C_{h_s}) \circ g$ where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{rd_2}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program RD_2 through channel B_{rd_2} and assign it to variable y via function g . Since $\#B_{rd_2} > 0$, the first implication of Ass_{h_s} implies $isRDConfRes(last(B_{rd_2}))$ and $isValidCap(last(B_{rd_2}).cap)$. Thus, this verification holds.
- $\models Q_{l_9} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_1}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(D, \sigma(y)))$. In this output transition, the program sends the response in variable y through channel D . C_{h_s} holds because from Ass_{h_s} we have $isRDConfRes(B_{rd_2})$ and $isValidCap(last(B_{rd_2}).cap)$. In addition, function f_2 release the tree token. Hence, this verification holds.

Finally, the post-condition of program I_{H_s} is satisfied because $Q_t \rightarrow \psi_{h_s}$.

When program O receives the response, the program processes and forwards the response as explained in section 6.4.1. Finally, program P adds the confirmation capability to its capability set as described in section 5.6.

□

6.4.4 Forth Lemma: Internal Revocation

Forth lemmas indicates that the internal revocation of a valid p-cap by the delegator process will invalidate the delegated p-cap to another process inside the same node. Since the p-cap is delegated internally, the intermediate controller handles the revocation alone. We formally define the lemma and proof it.

Lemma 9. *Given a process with unique ID in a process node and a intermediate controller in the same process node, revoking a delegated p-cap to another process inside the same node invalidates the delegated p-cap.*

Proof. We use Assumption-Commitment technique to prove the lemma.

First, we model the delegator process by program $P \stackrel{\text{def}}{=} (L_p, T_p, s_p, t_p)$ as depicted in figure ???. Now, we prove that when program P sends a revocation request, the delegated p-cap will be revoked.

Because program P operates as described in section ??, the proof of lemmas for the program is the same too. In addition, the proof of program O is explained in section 6.4.1.

Program I_{H_q} receives a request from process P_1 via channel A and finds out the request is internal revocation one. Then, I_{H_q} forwards the request to LR module, receives the response from it, and forwards the response toward the response handler through channel C_{12} . The A-C formula for program I_{H_q} is as follows:

$$\vdash \langle \text{Ass}_{h_q}, C_{h_q} \rangle \{ \varphi_{h_q} \} I_{h_q} \{ \psi_{h_q} \}$$

$$\begin{aligned} \varphi_{h_q} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#C_{12} \geq 0 \wedge \#A_{lr} = \#B_{lr} = N_{lr} \wedge \\ &\quad \neg \text{hasTreeToken} \\ \psi_{h_q} &\stackrel{\text{def}}{=} \text{false} \\ \text{Ass}_{h_q} &\stackrel{\text{def}}{=} (\#A > 0 \wedge \text{isLRReq}(\text{last}(A)) \rightarrow \\ &\quad \text{isUniquePID}(\text{last}(A).\text{spid})) \wedge \text{isValidCap}(\text{last}(A).\text{cap})) \wedge \\ &\quad (\#B_{lr} > 0 \rightarrow \text{isLRConfRes}(\text{last}(B_{ld}))) \\ C_{h_q} &\stackrel{\text{def}}{=} (\#C_{12} > 0 \rightarrow \text{isLRConfRes}(\text{last}(C_{12}))) \wedge \\ &\quad (\#A_{lr} > 0 \rightarrow \text{isLRReq}(\text{last}(A_{ld})) \wedge \text{isValidCap}(\text{last}(A_{ld}).\text{cap})) \end{aligned}$$

wherein N_{ld} is a logical variable.

The assertion network for I_{H_q} is as follows:

$$\begin{aligned} Q_s &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#C_{12} \geq 0 \wedge \#A_{lr} = \#B_{lr} N_{lr} \wedge \\ &\quad \neg \text{hasTreeToken} \\ Q_{l_1} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#C_{12} \geq 0 \wedge \#A_{lr} = \#B_{lr} \wedge \neg \text{hasTreeToken} \\ Q_{l_2} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} \geq 0 \wedge \#A_{lr} = \#B_{lr} \wedge \text{last}(A) = x \\ Q_{l_{12}} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} \geq 0 \wedge \#A_{lr} = \#B_{lr} = \#C_{ld} \wedge \text{last}(A) = x \wedge \\ &\quad \text{isLRReq}(\text{last}(A)) \wedge \text{hasTreeToken} \\ Q_{l_{13}} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} \geq 0 \wedge (\#A_{lr} - 1) = \#B_{ld} \wedge \text{last}(A) = x \wedge \text{last}(A_{ld}) = x \\ Q_{l_{14}} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#C_{12} \geq 0 \wedge \#A_{lr} = \#B_{lr} \wedge \text{last}(A) = x \wedge \text{last}(A_{lr}) = x \wedge \\ &\quad \text{last}(B_{lr}) = y \\ Q_t &\stackrel{\text{def}}{=} \text{false} \end{aligned}$$

- $\models Q_s \rightarrow C_{h_q}$ follows from the above definition.

- $\models Q_s \wedge Ass_{h_q} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_2}) \wedge C_{h_q}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value $v \in MSG$. In this input transition, $\sigma' \models \#A > 0$ holds because just a communication through channel *A* took place. Function *g* assigns the received value to variable *x*. Thus, this verification holds.
- $\models Q_{l_2} \wedge isLDReq(x) \wedge Ass_{h_s} \rightarrow Q_{l_{12}} \circ f_1$. In this internal transition, function *f*₁ gets the tree token. In addition, we have *isUniquePID*(*last*(*A*).*spid*) and *isValidCap*(*last*(*A*).*cap*) because $\#A > 0$ and the condition states that *isLRReq*(*last*(*A*)). Thus, this verification holds.
- $\models Q_{l_{12}} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_{13}}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{lr}, \sigma(x)))$. In this output transition, the request in variable *x* is forwarded toward internal-revocation module through channel *A*_{lr} because from the condition we have *isLRReq*(*x*). *C*_{h_q} is satisfied because $\#A_{lr} > 0$, *last*(*A*) = *last*(*A*_{lr}) = *x*, and from *Ass*_{h_q} we have *isUniquePID*(*last*(*A*).*spid*) and *isValidCap*(*last*(*A*).*cap*). Thus, this verification holds.
- $\models Q_{l_{13}} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_{14}}) \wedge C_{h_q}) \circ g$ where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{lr}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program *I*_{lr} through channel *B*_{lr} and assigns it to variable *y* via function *g*. Since $\#B_{lr} > 0$, the second implication of *Ass*_{h_q} implies *isLRConfRes*(*last*(*B*_{ld})). Thus, this verification holds.
- $\models Q_{l_{14}} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_1}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(C_{12}, \sigma(y)))$. In this output transition, the program sends the response in variable *y* through channel *C*₁₂. *C*_{h_q} holds because from *Ass*_{h_q} we have *isLRConfRes*(*y*). In addition, function *f*₂ release the tree token. Hence, this verification holds.

Finally, the post-condition of program *I*_{H_q} is satisfied because $Q_t \rightarrow \psi_{h_q}$.

Program *I*_{H_s} receives the response from program *I*_{H_q} via channel *C*₁₂. In this case, *I*_{H_s} just forwards the response to program *O* via channel *D*.

The A-C formula for program *I*_{H_s} is as follows:

$$\vdash \langle Ass_{h_s}, C_{h_s} \rangle \{ \varphi_{h_s} \} I_{H_s} \{ \psi_{h_s} \}$$

where $\varphi_{h_q}, \psi_{h_q}, Ass_{h_q}$, and *C*_{h_q} are formalised as follows:

$$\begin{aligned} \varphi_{h_s} &\stackrel{\text{def}}{=} \#C_{12} \geq 0 \wedge \#D \geq 0 \\ \psi_{h_s} &\stackrel{\text{def}}{=} false \\ Ass_{h_s} &\stackrel{\text{def}}{=} true \\ C_{h_s} &\stackrel{\text{def}}{=} true \end{aligned}$$

The assertion network for *I*_{H_s} is as follows:

$$Q_s \stackrel{\text{def}}{=} \#C_{12} \geq 0 \wedge \#D \geq 0$$

$$\begin{aligned}
Q_{l_1} &\stackrel{\text{def}}{=} \#C_{12} \geq 0 \wedge \#D \geq 0 \\
Q_{l_{15}} &\stackrel{\text{def}}{=} \#C_{12} > 0 \wedge \#D \geq 0 \wedge \text{last}(C_{12}) = x \\
Q_t &\stackrel{\text{def}}{=} \text{false}
\end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_s} , commitment C_{h_s} , and channels C_{12} and D .

- $\models Q_s \rightarrow C_{h_s}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_s} \rightarrow Q_{l_1} \circ \text{init}$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_{15}}) \wedge C_{h_s}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(C_{12}, v))$ for arbitrary value $v \in MSG$. In this input transition, just a communication through channel C_{12} took place. Function g assigns the received value to variable x , hence $\text{last}(C_{12}) = x$. Thus, this verification holds.
- $\models Q_{l_{15}} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_t) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(D, \sigma(x)))$. In this output transition, the response in variable x is just forwarded toward program O through channel D . Thus, this verification holds.

Finally, the post-condition of program I_{H_s} is satisfied because $Q_t \rightarrow \psi_{h_s}$.

When program O receives both responses, the program processes and forwards the responses as explained in section 6.4.1. Finally, programs P receives the confirmation and delete the capability from its capability set as described in section ??.

□

6.4.5 Fifth Lemma: External Revocation

Fifth lemmas indicates that the external revocation of a valid p-cap by a delegator process will invalidate the delegated p-cap to the receiving process inside another node. In this operation, the intermediate controller on the delegator-process side and the resource controller of the resource node handle the external revocation together. We formally define the lemma and proof it.

Lemma 10. *Given a process with a unique ID in a process node, revocation of a valid delegated capability by the process will revoke the delegated p-cap.*

Proof. We use Assumption-Commitment technique to prove the lemma.

First, we model the delegator process by program $P \stackrel{\text{def}}{=} (L_p, T_p, s_p, t_p)$ as depicted in figure ??. Now, we prove that when program P sends a revocation request, the delegated p-cap will be revoked.

Because program P operates as described in section 5.8, the proof of lemmas for the program is the same too. In addition, the proof of program O is explained in section 6.4.1.

Program I_{H_q} receives a request from process P via channel A and finds out the request is external revocation one. Then, I_{H_q} forwards the request to RR module, receives the response from it, and forwards the response toward program R through channel B . The A-C formula for program I_{H_q} is as follows:

$$\vdash \langle Ass_{h_q}, C_{h_q} \rangle \{ \varphi_{h_q} \} I_{h_q} \{ \psi_{h_q} \}$$

$$\begin{aligned} \varphi_{h_q} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#C_{12} \geq 0 \wedge \#A_{lr} = \#B_{lr} \\ \psi_{h_q} &\stackrel{\text{def}}{=} false \\ Ass_{h_q} &\stackrel{\text{def}}{=} (\#A > 0 \wedge isRRReq(last(A))) \rightarrow \\ &\quad isUniquePID(last(A).spid) \wedge isValidCap(last(A).cap) \wedge \\ &\quad (\#B_{rr} > 0 \rightarrow isRRReq(last(B_{ld}))) \\ C_{h_q} &\stackrel{\text{def}}{=} (\#B > 0 \rightarrow isRRReq(last(O))) \wedge \\ &\quad (\#A_{lr} > 0 \rightarrow isRRReq(last(A_{ld})) \wedge isUniquePID(last(A).spid)) \wedge \\ &\quad isValidCap(last(A_{ld}).cap) \end{aligned}$$

The assertion network for I_{H_q} is as follows:

$$\begin{aligned} Q_s &\stackrel{\text{def}}{=} \#A = N_b \geq 0 \wedge \#B = N_b \geq 0 \wedge \#A_{rr} = \#B_{rr} \\ Q_{l_1} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{ra_1} = \#B_{ra_1} \\ Q_{l_2} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{ra_1} = \#B_{ra_1} \wedge last(A) = x \\ Q_{l_{15}} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge (\#A_{rr} - 1) = \#B_{rr} \wedge last(A) = x \wedge \\ &\quad last(A_{rr}) = x \\ Q_{l_{16}} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{rr} = \#B_{rr} \wedge last(A) = x \wedge \\ &\quad last(A_{rr}) = x \wedge last(B_{rr}) = y \\ Q_t &\stackrel{\text{def}}{=} false \end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_q} , commitment C_{h_q} , and channels A , B , A_{rr} , and B_{rr} .

- $\models Q_s \rightarrow C_{h_q}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_q} \rightarrow Q_{l_1} \circ init$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_2}) \wedge C_{h_q}) \circ (f_1 \circ g)$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(A, v))$ for arbitrary value $v \in MSG$. In this input transition, $\sigma' \models \#A > 0$ holds because just a communication through channel A took place. Function g assigns the received value to variable x . Thus, this verification holds.

- $\models Q_{l_2} \wedge isRRReq(x) \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_{15}}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{rr}, \sigma(x)))$. In this output transition, the request in variable x is forwarded toward resource-allocation module through channel A_{rr} because $isRRReq(x)$ is evaluated to *true*. C_{h_q} is satisfied because $\#A_{rr} > 0$, from the condition of the transition we have $isRRReq(last(A_{rr}))$, and from Ass_{h_q} we have $isUniquePID(last(A_{rr}).spid)$ and $isValidCap(last(A_{rr}).cap)$. Thus, this verification holds.
- $\models Q_{l_{15}} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_{16}}) \wedge C_{h_q}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{rr}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program I_{rr} through channel B_{rr} and assign it to variable y via function g . Since $\#B_{rr} > 0$, the first implication of Ass_{h_q} implies $isRRReq(last(B_{rr}))$ and $isValidCap(last(B_{rr}).cap)$. Thus, this verification holds.
 $\models Q_{l_{16}} \wedge Ass_{h_q} \rightarrow ((Ass_{h_q} \rightarrow Q_{l_1}) \wedge C_{h_q})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, the program sends the request in variable y through channel B . C_{h_q} holds because we have $isRRReq(y)$ and $isValidCap(y.cap)$. Hence, this verification holds.

Finally, the post-condition of program I_{H_q} is satisfied because $Q_t \rightarrow \psi_{h_q}$.

Program $R_{H_{qs}}$ receives a request from program I via channel A and finds out the request is external-revocation one. Then, $R_{H_{qs}}$ forwards the request to program R_{rr} , receives the response from it, and forwards the response toward program I through channel B .

The A-C formula for process $R_{H_{qs}}$ is as follows:

$$\vdash \langle Ass_{h_{qs}}, C_{h_{qs}} \rangle \{ \varphi_{h_{qs}} \} I_{h_{qs}} \{ \psi_{h_{qs}} \}$$

where $\varphi_{h_{qs}}$, $\psi_{h_{qs}}$, $Ass_{h_{qs}}$, and $C_{h_{qs}}$ are formalised as follows:

$$\begin{aligned} \varphi_{h_{qs}} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{ra} = \#B_{ra} \\ \psi_{h_{qs}} &\stackrel{\text{def}}{=} false \\ Ass_{h_{qs}} &\stackrel{\text{def}}{=} (\#A > 0 \wedge isRRRes(last(B_{rr})) \rightarrow isValidCap(last(A).cap))) \wedge \\ &\quad (\#B_{rr} > 0 \rightarrow \\ &\quad \quad isRaRes(last(B_{rr})) \wedge isRRConfRes(last(B_{rr}).cap)) \\ C_{h_{qs}} &\stackrel{\text{def}}{=} (\#B > 0 \rightarrow \\ &\quad isRRConfRes(last(B))) \wedge \\ &\quad (\#A_{rr} > N_{ra} \rightarrow \\ &\quad \quad isRRRes(last(A_{rr})) \wedge isValidCap(last(A_{rr}.cap).spid)) \end{aligned}$$

The assertion network for $R_{H_{qs}}$ is as follows:

$$\begin{aligned} Q_s &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{rr} = \#B_{rr} \\ Q_{l_1} &\stackrel{\text{def}}{=} \#A \geq 0 \wedge \#B \geq 0 \wedge \#A_{rr} = \#B_{rr} \end{aligned}$$

$$\begin{aligned}
Q_{l_2} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{rr} = \#B_{rr} \wedge \text{last}(A) = x \\
Q_{l_9} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge (\#A_{rr} - 1) = \#B_{rr} \wedge \text{last}(A) = x \wedge \text{last}(A_{rr}) = x \\
Q_{l_{10}} &\stackrel{\text{def}}{=} \#A > 0 \wedge \#B \geq 0 \wedge \#A_{rr} = \#B_{rr} \wedge \text{last}(A) = x \wedge \text{last}(A_{rr}) = x \wedge \\
&\quad \text{last}(B_{rr}) = y \\
Q_t &\stackrel{\text{def}}{=} \text{false}
\end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption $Ass_{h_{qs}}$, commitment $C_{h_{qs}}$, and channels M, N, A_{rr} , and B_{rr} .

- $\models Q_s \rightarrow C_{h_{qs}}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_{qs}} \rightarrow Q_{l_1} \circ \text{init}$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_2}) \wedge C_{h_{qs}}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(M, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives a message through channel M and function g stores it in variable x . Based on $Ass_{h_{qs}}$, we have $isUniquePID(\text{last}(x).spid)$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isRReq(x) \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_9}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{ra}, \sigma(x)))$. In this output transition, the request in variable x is forwarded toward resource-allocation module through channel $\#A_{ra}$ because $isRReq(x)$ is evaluated to *true*. $C_{h_{qs}}$ is satisfied because $\#A_{ra} > N_{ra}$, from the condition of the transition we have $isRaReq(\text{last}(A_{ra}))$, and from Q_{l_2} we have $isUniquePID(\text{last}(A_{ra}).spid)$. Thus, this verification holds.
- $\models Q_{l_9} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_{10}}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B_{rr}, \sigma(y)))$. In this input transition, the program receives the resource-allocation response in variable y through channel B_{rr} . Hence, this verification holds.
- $\models Q_{l_{10}} \wedge Ass_{h_{qs}} \rightarrow ((Ass_{h_{qs}} \rightarrow Q_{l_1}) \wedge C_{h_{qs}})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(B, \sigma(y)))$. In this output transition, the program sends the response in variable y through channel B . $C_{h_{qs}}$ holds because from $Ass_{h_{qs}}$ we have $isRRConfRes(y)$. Hence, this verification holds.

Finally, the post-condition of program $R_{H_{qs}}$ is satisfied because $Q_t \rightarrow \psi_{h_{qs}}$.

Program I_{H_s} on the process side receives a response from program R via channel C and finds out it is a revocation-confirmation response. Then, I_{H_s} forwards the response to RR module, receives the response from the module, and forwards the response toward program O via channel D .

The A-C formula for program I_{H_s} is as follows:

$$\begin{aligned}
&\vdash \langle Ass_{h_s}, C_{h_s} \rangle \{ \varphi_{h_s} \} I_{h_s} \{ \psi_{h_s} \} \\
\varphi_{h_s} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D > 0 \wedge \#A_{rr_2} = \#B_{rr_2} \wedge \neg hasTreeToken
\end{aligned}$$

$$\begin{aligned}
\psi_{h_s} &\stackrel{\text{def}}{=} \text{false} \\
Ass_{h_s} &\stackrel{\text{def}}{=} (\#C > 0 \wedge isRRConfRes(last(C)) \rightarrow isValidCap(last(C).cap)) \wedge \\
&\quad (\#B_{rr_2} > 0 \rightarrow isRRConfRes(last(B_{rr_2}))) \\
C_{h_s} &\stackrel{\text{def}}{=} (\#D > 0 \rightarrow isRRConfRes(last(D))) \wedge \\
&\quad (\#A_{rr_2} > 0 \rightarrow isRRConfRes(last(A_{rr_2})))
\end{aligned}$$

The assertion network for I_{H_s} is as follows:

$$\begin{aligned}
Q_s &\stackrel{\text{def}}{=} \#C \geq 0 \wedge \#D \geq 0 \wedge \#A_{rr_2} = \#B_{rr_2} \wedge \neg hasTreeToken \\
Q_{l_1} &\stackrel{\text{def}}{=} \#C \geq 0 \wedge \#D \geq 0 \wedge \#A_{rr_2} = \#B_{rr_2} \wedge \neg hasTreeToken \\
Q_{l_2} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rr_2} = \#B_{rr_2} \wedge last(C) = x \wedge \neg hasTreeToken \\
Q_{l_{12}} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rr_2} = \#B_{rr_2} \wedge last(C) = x \wedge hasTreeToken \\
&\quad isRRConfRes(x) \\
Q_{l_{13}} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge (\#A_{rr_2} - 1) = \#B_{rr_2} \wedge last(C) = x \wedge \\
&\quad last(A_{rr_2}) = x \wedge hasTreeToken \\
Q_{l_{14}} &\stackrel{\text{def}}{=} \#C > 0 \wedge \#D \geq 0 \wedge \#A_{rr_2} = \#B_{rr_2} \wedge last(C) = x \wedge last(A_{rr_2}) = x \wedge \\
&\quad last(B_{rr_2}) = y \wedge hasTreeToken \wedge isRRConfRes(y) \\
Q_t &\stackrel{\text{def}}{=} \text{false}
\end{aligned}$$

We check the following verifications to prove that above assertion network is an A-C-inductive assertion network w.r.t. assumption Ass_{h_s} , commitment C_{h_s} , and channels C , D , A_{rr_2} , and B_{rr_2} .

- $\models Q_s \rightarrow C_{h_s}$ follows from the above definition.
- $\models Q_s \wedge Ass_{h_s} \rightarrow Q_{l_1} \circ \text{init}$. In this internal transition, function *init* does not change the state of the program. Hence, this verification holds.
- $\models Q_{l_1} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_2}) \wedge C_{h_s}) \circ g$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : x, h \mapsto v, \sigma(h).(C, v))$ for arbitrary value $v \in MSG$. In this input transition, just a communication through channel C took place. Function g assigns the received value to variable x , hence $last(C) = x$. Thus, this verification holds.
- $\models Q_{l_2} \wedge isRRConfRes(x) \wedge Ass_{h_s} \rightarrow Q_{l_{12}} \circ f_1$. In this internal transition, function f_1 gets the tree token. Since $\#C > 0$ from Ass_{h_s} we have $isRRConfRes(x)$. Thus, this verification holds.
- $\models Q_{l_{12}} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_{13}}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(A_{rr_2}, \sigma(x)))$. In this output transition, the response in variable x is forwarded toward external-revocation module through channel A_{rr_2} . C_{h_q} is satisfied because $\#A_{rr_2} > 0$ and from Ass_{h_s} we have $isRRConfRes(last(A_{rr_2}))$. Thus, this verification holds.

- $\models Q_{l_{13}} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_{14}}) \wedge C_{h_s}) \circ g$ where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : y, h \mapsto v, \sigma(h).(B_{rr_2}, v))$ for arbitrary value $v \in MSG$. In this input transition, the program receives the response of program RR_2 through channel B_{rr_2} and assign it to variable y via function g . Since $\#B_{rr_2} > 0$, the first implication of Ass_{h_s} implies $isRRConfRes(last(B_{rr_2}))$. Thus, this verification holds.

$\models Q_{l_{14}} \wedge Ass_{h_s} \rightarrow ((Ass_{h_s} \rightarrow Q_{l_1}) \wedge C_{h_s})$, where $g(\sigma) \stackrel{\text{def}}{=} (\sigma : h \mapsto \sigma(h).(D, \sigma(y)))$. In this output transition, the program sends the response in variable y through channel D . C_{h_s} holds because from Ass_{h_s} we have $isRRConfRes(B_{rr_2})$. In addition, function f_2 release the tree token. Hence, this verification holds.

Finally, the post-condition of program I_{H_s} is satisfied because $Q_t \rightarrow \psi_{h_s}$.

When program O receives the response, the program processes and forwards the response as explained in section 6.4.1. Finally, program P adds the confirmation capability to its capability set as described in section 5.8.

□

Table 3: Correctness Checks of the Models

Model	Transitions	Depth	Time(sec)	Lines of Code
RA	2224	127	0.01	350
ID	950	106	0.01	349
ED	496828	277	2.15	700
IR	1165	86	0.01	287
ER	26403	140	0.06	380

7 Model Checking

We use the SPIN model checker [29] to check our design. SPIN employs the *PROMELA* language to define models. We built the models of Lemmas 1 to 5 using *PROMELA*, where each model consists of the following *PROMELA* object types.

Processes: a process is a *proctype* object type that defines the behavior of programs in the lemmas, such as *Ira* and *Rra* (Figure 6).

Channels: a channel models a synchronous messaging channel in the A-C method, using *chan* object type. a channel is a one-way semantic interface between two programs in the lemmas (Figure 6).

Data Objects: *PROMELA* only supports basic object types, such as *byte* and *short*, but not complex ones, such as *floating-point*.

Claims: a system verification proves what is possible in a model and what is not. *PROMELA* defines a model’s logical correctness using five claim types: *basic assertions*, *meta labels*, *never claims*, and *trace assertions*. We employ basic assertions and trace assertions to check the correctness of our models according to the assumption-commitment method. A Basic assertion includes an expression that PSIN evaluates as False or True during a verification; a False assertion causes the verification to fail. A trace assertion checks if the model has exchanged messages in a specific order and if the exchanged messages include defined data.

We modeled and verified Lemmas 1 to 5, for the general access control system and the MDC instantiated system; SPIN verified all the models as correct. Table 3 depicts the details of each verification

References

- [1] Mike Accetta, Robert Baron, William Bolosky, David Golub, Richard Rashid, Avadis Tevanian, and Michael Young. 1986. Mach: A new kernel foundation for UNIX development. (1986).
- [2] Mohammad Alizadeh, Shuang Yang, Milad Sharif, Sachin Katti, Nick McKeown, Balaji Prabhakar, and Scott Shenker. 2013. pfabric: Minimal near-optimal datacenter transport. *ACM SIGCOMM Computer Communication Review* 43, 4 (2013), 435–446.

- [3] Emmanuel Amaro, Christopher Branner-Augmon, Zhihong Luo, Amy Ousterhout, Marcos K Aguilera, Aurojit Panda, Sylvia Ratnasamy, and Scott Shenker. 2020. Can far memory improve job throughput?. In *Proceedings of the Fifteenth European Conference on Computer Systems*. 1–16.
- [4] Sebastian Angel, Mihir Nanavati, and Siddhartha Sen. 2020. Disaggregation and the Application. In *12th USENIX Workshop on Hot Topics in Cloud Computing (HotCloud 20)*.
- [5] Krste Asanović. 2014. FireBox: A Hardware Building Block for 2020 Warehouse-Scale Computers. In *FAST* (2014).
- [6] Leonid Azriel, Lukas Humbel, Reto Achermann, Alex Richardson, Moritz Hoffmann, Avi Mendelson, Timothy Roscoe, Robert NM Watson, Paolo Faraboschi, and Dejan Milojicic. 2019. Memory-side protection with a capability enforcement co-processor. *ACM Transactions on Architecture and Code Optimization (TACO)* 16, 1 (2019), 1–26.
- [7] Andrew Baumann, Paul Barham, Pierre-Evariste Dagand, Tim Harris, Rebecca Isaacs, Simon Peter, Timothy Roscoe, Adrian Schüpbach, and Akhilesh Singhania. 2009. The multikernel: a new OS architecture for scalable multicore systems. In *Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles*. 29–44.
- [8] Daniel S Berger, Daniel Ernst, Huaicheng Li, Pantea Zardoshti, Monish Shah, Samir Rajadnya, Scott Lee, Lisa Hsu, Ishwar Agarwal, Mark D Hill, et al. 2023. Design Tradeoffs in CXL-Based Memory Pools for Public Cloud Platforms. *IEEE Micro* 43, 2 (2023), 30–38.
- [9] Mark S Birrittella, Mark Debbage, Ram Huggahalli, James Kunz, Tom Lovett, Todd Rimmer, Keith D Underwood, and Robert C Zak. 2015. Intel® omni-path architecture: Enabling scalable, high performance fabrics. In *2015 IEEE 23rd Annual Symposium on High-Performance Interconnects*. IEEE, 1–9.
- [10] Kirk M Bresniker, Paolo Faraboschi, Avi Mendelson, Dejan Milojicic, Timothy Roscoe, and Robert NM Watson. 2019. Rack-scale capabilities: fine-grained protection for large-scale memories. *Computer* 52, 2 (2019), 52–62.
- [11] Blake Caldwell, Sepideh Goodarzy, Sangtae Ha, Richard Han, Eric Keller, Eric Rozner, and Youngbin Im. 2020. Fluidmem: Full, flexible, and fast memory disaggregation for the cloud. In *IEEE 40th International Conference on Distributed Computing Systems (ICDCS)*. 665–677.
- [12] Nicholas P Carter, Stephen W Keckler, and William J Dally. 1994. Hardware support for fast capability-based addressing. *ACM SIGOPS Operating Systems Review* 28, 5 (1994), 319–327.
- [13] David Cock, Abishek Ramdas, Daniel Schwyn, Michael Giardino, Adam Turowski, Zhenhao He, Nora Hossle, Dario Korolija, Melissa Licciardello, Kristina

- Martsenko, et al. 2022. Enzian: an open, general, CPU/FPGA platform for systems software research. In *Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems*. 434–451.
- [14] George W Cox, William M Corwin, Konrad K Lai, and Fred J Pollack. 1981. A unified model and implementation for interprocess communication in a multiprocessor environment. In *Proceedings of the eighth ACM symposium on Operating systems principles*. 125–126.
 - [15] Compute Express Link (CXL). 2023 (accessed April 16, 2023). CXL Specification. <https://www.computeexpresslink.org/download-the-specification>.
 - [16] Karl Czajkowski, Steven Fitzgerald, Ian Foster, and Carl Kesselman. 2001. Grid information services for distributed resource sharing. In *Proceedings 10th IEEE International Symposium on High Performance Distributed Computing*. IEEE, 181–194.
 - [17] W-P De Roever, Frank de Boer, Ulrich Hanneman, Jozef Hooman, Yassine Lakhnech, Mannes Poel, and Job Zwiers. 2001. *Concurrency verification: Introduction to compositional and non-compositional methods*. Vol. 54. Cambridge University Press.
 - [18] Jack B Dennis and Earl C Van Horn. 1966. Programming semantics for multiprogrammed computations. *Commun. ACM* 9, 3 (1966), 143–155.
 - [19] Joe Devietti, Colin Blundell, Milo MK Martin, and Steve Zdancewic. 2008. Hardbound: architectural support for spatial safety of the C programming language. *ACM SIGOPS Operating Systems Review* 42, 2 (2008), 103–114.
 - [20] Aleksandar Dragojević, Dushyanth Narayanan, Miguel Castro, and Orion Hodson. 2014. FaRM: Fast remote memory. In *11th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 14)*. 401–414.
 - [21] Robert S. Fabry. 1974. Capability-based addressing. *Commun. ACM* 17, 7 (1974), 403–412.
 - [22] Peter X Gao, Akshay Narayan, Sagar Karandikar, Joao Carreira, Sangjin Han, Rachit Agarwal, Sylvia Ratnasamy, and Scott Shenker. 2016. Network requirements for resource disaggregation. In *12th USENIX symposium on operating systems design and implementation (OSDI 16)*. 249–264.
 - [23] Donghyun Gouk, Sangwon Lee, Miryeong Kwon, and Myoungsoo Jung. 2022. Direct access, High-Performance memory disaggregation with DirectCXL. In *2022 USENIX Annual Technical Conference (USENIX ATC 22)*. 287–294.
 - [24] Juncheng Gu, Youngmoon Lee, Yiwen Zhang, Mosharaf Chowdhury, and Kang G Shin. 2017. Efficient memory disaggregation with infiniswap. In *14th USENIX Symposium on Networked Systems Design and Implementation (NSDI 17)*. 649–667.

- [25] Zhiyuan Guo, Yizhou Shan, Xuhao Luo, Yutong Huang, and Yiyang Zhang. 2022. Clio: A hardware-software co-designed disaggregated memory system. In *Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems*. 417–433.
- [26] Norman Hardy. 1985. KeyKOS architecture. *ACM SIGOPS Operating Systems Review* 19, 4 (1985), 8–25.
- [27] Nikolas Roman Herbst, Samuel Kounev, and Ralf H Reussner. 2013. Elasticity in Cloud Computing: What It Is, and What It Is Not.. In *ICAC*, Vol. 13. 23–27.
- [28] Matthias Hille, Nils Asmussen, Pramod Bhatotia, and Hermann Härtig. 2019. Semperos: A distributed capability system. In *2019 {USENIX} Annual Technical Conference ({USENIX}{ATC} 19)*. 709–722.
- [29] Gerard J. Holzmann. 1997. The model checker SPIN. *IEEE Transactions on software engineering* 23, 5 (1997), 279–295.
- [30] Merle E Houdek, Frank G Soltis, and Roy L Hoffman. 1981. IBM System/38 support for capability-based addressing. In *Proceedings of the 8th annual symposium on Computer Architecture*. 341–348.
- [31] Changho Hwang, Taehyun Kim, Sunghyun Kim, Jinwoo Shin, and Kyoung-Soo Park. 2021. Elastic resource sharing for distributed deep learning. In *18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21)*. 721–739.
- [32] Anita K Jones, Robert J Chansler Jr, Ivor Durham, Karsten Schwans, and Steven R Vegdahl. 1979. StarOS, a multiprocessor operating system for the support of task forces. In *Proceedings of the seventh ACM symposium on Operating systems principles*. 117–127.
- [33] Kostas Katrinis, Dimitris Syrivelis, Dionisios Pnevmatikatos, Georgios Zervas, Dimitris Theodoropoulos, Iordanis Koutsopoulos, Kobi Hasharoni, Daniel Raho, Christian Pinto, F Espina, et al. 2016. Rack-scale disaggregated cloud data centers: The dReDBox project vision. In *2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)*. IEEE, 690–695.
- [34] Kimberly Keeton. 2015. The machine: An architecture for memory-centric computing. In *Workshop on Runtime and Operating Systems for Supercomputers (ROSS)*, Vol. 10.
- [35] Kimberly Keeton. 2017. Memory-Driven Computing.. In *FAST*.
- [36] Vamsee Reddy Kommareddy, Clayton Hughes, Simon David Hammond, and Amro Awad. 2021. Deact: Architecture-aware virtual memory support for fabric attached memory systems. In *2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)*. IEEE, 453–466.

- [37] Seung-seob Lee, Yanpeng Yu, Yupeng Tang, Anurag Khandelwal, Lin Zhong, and Abhishek Bhattacharjee. 2021. Mind: In-network memory management for disaggregated data centers. In *Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles*. 488–504.
- [38] Sergey Legtchenko, Hugh Williams, Kaveh Razavi, Austin Donnelly, Richard Black, Andrew Douglas, Nathanaël Cheriére, Daniel Fryer, Kai Mast, Angela Demke Brown, et al. 2017. Understanding {Rack-Scale} Disaggregated Storage. In *9th USENIX Workshop on Hot Topics in Storage and File Systems (Hot-Storage 17)*.
- [39] Huaicheng Li, Daniel S Berger, Lisa Hsu, Daniel Ernst, Pantea Zardoshti, Stanko Novakovic, Monish Shah, Samir Rajadnya, Scott Lee, Ishwar Agarwal, et al. 2023. Pond: CXL-based memory pooling systems for cloud platforms. In *Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2*. 574–587.
- [40] Jochen Liedtke. 1995. On micro-kernel construction. *ACM SIGOPS Operating Systems Review* 29, 5 (1995), 237–250.
- [41] Kevin Lim, Jichuan Chang, Trevor Mudge, Parthasarathy Ranganathan, Steven K Reinhardt, and Thomas F Wenisch. 2009. Disaggregated memory for expansion and sharing in blade servers. *ACM SIGARCH computer architecture news* 37, 3 (2009), 267–278.
- [42] Kevin Lim, Yoshio Turner, Jose Renato Santos, Alvin AuYoung, Jichuan Chang, Parthasarathy Ranganathan, and Thomas F Wenisch. 2012. System-level implications of disaggregated memory. In *IEEE International Symposium on High-Performance Comp Architecture*. IEEE, 1–12.
- [43] Rui Lin, Yuxin Cheng, Marilet De Andrade, Lena Wosinska, and Jiajia Chen. 2020. Disaggregated data centers: Challenges and trade-offs. *IEEE Communications Magazine* 58, 2 (2020), 20–26.
- [44] Sergio Maffeis, John C Mitchell, and Ankur Taly. 2010. Object capabilities and isolation of untrusted web applications. In *2010 IEEE Symposium on Security and Privacy*. IEEE, 125–140.
- [45] Kshiteej Mahajan, Arjun Balasubramanian, Arjun Singhvi, Shivaram Venkataraman, Aditya Akella, Amar Phanishayee, and Shuchi Chawla. 2020. Themis: Fair and efficient GPU cluster scheduling. In *17th USENIX Symposium on Networked Systems Design and Implementation*.
- [46] Mark S Miller, Ka-Ping Yee, Jonathan Shapiro, et al. 2003. *Capability myths demolished*. Technical Report. Technical Report SRL2003-02, Johns Hopkins University Systems Research
- [47] Jaehong Min, Ming Liu, Tapan Chugh, Chenxingyu Zhao, Andrew Wei, In Hwan Doh, and Arvind Krishnamurthy. 2021. Gimbal: enabling multi-tenant storage

- disaggregation on SmartNIC JBOFs. In *Proceedings of the 2021 ACM SIGCOMM 2021 Conference*. 106–122.
- [48] Dave Minturn. 2015. Nvm express over fabrics. In *11th Annual OpenFabrics International OFS Developers' Workshop*.
 - [49] Jayadev Misra and K. Mani Chandy. 1981. Proofs of networks of processes. *IEEE transactions on software engineering* 4 (1981), 417–426.
 - [50] Sape J. Mullender, Guido Van Rossum, AS Tananbaum, Robbert Van Renesse, and Hans Van Staveren. 1990. Amoeba: A distributed operating system for the 1990s. *Computer* 23, 5 (1990), 44–53.
 - [51] Mihir Nanavati, Jake Wires, and Andrew Warfield. 2017. Decibel: Isolation and Sharing in Disaggregated Rack-Scale Storage.. In *NSDI, Volume 17*. 17–33.
 - [52] Roger M Needham and Robin DH Walker. 1977. The Cambridge CAP computer and its protection system. *ACM SIGOPS Operating Systems Review* 11, 5 (1977), 1–10.
 - [53] Richard Otter. 1948. The number of trees. *Annals of Mathematics* (1948), 583–599.
 - [54] Antonios D Papaioannou, Reza Nejabati, and Dimitra Simeonidou. 2016. The benefits of a disaggregated data centre: A resource allocation approach. In *2016 IEEE Global Communications Conference (GLOBECOM)*. IEEE, 1–7.
 - [55] Christian Pinto, Dimitris Syrivelis, Michele Gazzetti, Panos Koutsovasilis, Andrea Reale, Kostas Katrinis, and H Peter Hofstee. 2020. Thymesisflow: A software-defined, hw/sw co-designed interconnect stack for rack-scale memory disaggregation. In *2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*. IEEE, 868–880.
 - [56] Andrew Putnam, Adrian M Caulfield, Eric S Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth Gopal, Jan Gray, et al. 2014. A reconfigurable fabric for accelerating large-scale datacenter services. *ACM SIGARCH Computer Architecture News* 42, 3 (2014), 13–24.
 - [57] Richard F Rashid and George G Robertson. 1981. Accent: A communication oriented network operating system kernel. *ACM SIGOPS Operating Systems Review* 15, 5 (1981), 64–75.
 - [58] Marc Rozier, Vadim Abrossimov, François Armand, Ivan Boule, Michel Gien, Marc Guillemon, Frédéric Herrmann, Claude Kaiser, Sylvain Langlois, Pierre Léonard, et al. 1992. Overview of the Chorus distributed operating system. In *Workshop on Micro-Kernels and Other Kernel Architectures*. Seattle WA (USA), 39–70.

- [59] Jerome H Saltzer. 1974. Protection and the control of information sharing in Multics. *Commun. ACM* 17, 7 (1974), 388–402.
- [60] Jonathan S Shapiro, Jonathan M Smith, and David J Farber. 1999. EROS: a fast capability system. In *Proceedings of the seventeenth ACM symposium on Operating systems principles*. 170–185.
- [61] Vishal Shrivastav, Asaf Valadarsky, Hitesh Ballani, Paolo Costa, Ki Suh Lee, Han Wang, Rachit Agarwal, and Hakim Weatherspoon. 2019. Shoal: A Network Architecture for Disaggregated Racks.. In *NSDI*. 255–270.
- [62] Richard J Swan, Samuel H Fuller, and Daniel P Siewiorek. 1977. Cm* a modular, multi-microprocessor. In *Proceedings of the June 13-16, 1977, national computer conference*. 637–644.
- [63] Shin-Yeh Tsai and Yiying Zhang. 2019. A double-edged sword: security threats and opportunities in one-sided network communication. In *Proceedings of the 11th USENIX Conference on Hot Topics in Cloud Computing*. 3–3.
- [64] Jacob Wahlgren, Maya Gokhale, and Ivy B Peng. 2022. Evaluating Emerging CXL-enabled Memory Pooling for HPC Systems. *arXiv preprint arXiv:2211.02682* (2022).
- [65] Chenxi Wang, Haoran Ma, Shi Liu, Yuanqi Li, Zhenyuan Ruan, Khanh Nguyen, Michael D Bond, Ravi Netravali, Miryung Kim, and Guoqing Harry Xu. 2020. Semeru: A memory-disaggregated managed runtime. In *Proceedings of the 14th USENIX Conference on Operating Systems Design and Implementation*. 261–280.
- [66] Jonathan Woodruff, Robert NM Watson, David Chisnall, Simon W Moore, Jonathan Anderson, Brooks Davis, Ben Laurie, Peter G Neumann, Robert Norton, and Michael Roe. 2014. The CHERI capability model: Revisiting RISC in an age of risk. In *2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)*. IEEE, 457–468.
- [67] William Wulf, Ellis Cohen, William Corwin, Anita Jones, Roy Levin, Charles Pierson, and Fred Pollack. 1974. Hydra: The kernel of a multiprocessor operating system. *Commun. ACM* 17, 6 (1974), 337–345.