

## **MCP3202**

# 2.7V Dual Channel 12-Bit A/D Converter with SPI<sup>™</sup> Serial Interface

#### **Features**

- · 12-bit resolution
- ±1 LSB max DNL
- ±1 LSB max INL (MCP3202-B)
- ±2 LSB max INL (MCP3202-C)
- Analog inputs programmable as single-ended or pseudo-differential pairs
- · On-chip sample and hold
- SPI<sup>™</sup> serial interface (modes 0,0 and 1,1)
- Single supply operation: 2.7V 5.5V
- 100 ksps max. sampling rate at V<sub>DD</sub> = 5V
- 50 ksps max. sampling rate at V<sub>DD</sub> = 2.7V
- · Low power CMOS technology
  - 500 nA typical standby current, 5 μA max.
  - 550 µA max. active current at 5V
- Industrial temp range: -40°C to +85°C
- · 8-pin MSOP, PDIP, SOIC and TSSOP packages


#### **Applications**

- Sensor Interface
- Process Control
- · Data Acquisition
- · Battery Operated Systems


#### Description

The Microchip Technology Inc. MCP3202 is a successive approximation 12-bit Analog-to-Digital (A/D) Converter with on-board sample and hold circuitry. The MCP3202 is programmable to provide a single pseudodifferential input pair or dual single-ended inputs. Differential Nonlinearity (DNL) is specified at ±1 LSB, and Integral Nonlinearity (INL) is offered in ±1 LSB (MCP3202-B) and ±2 LSB (MCP3202-C) versions. Communication with the device is done using a simple serial interface compatible with the SPI protocol. The device is capable of conversion rates of up to 100 ksps at 5V and 50 ksps at 2.7V. The MCP3202 device operates over a broad voltage range (2.7V - 5.5V). Low current design permits operation with typical standby and active currents of only 500 nA and 375 µA, respectively. The MCP3202 is offered in 8-pin MSOP, PDIP, TSSOP and 150 mil SOIC packages.

#### **Package Types**



#### **Functional Block Diagram**



## 1.0 ELECTRICAL CHARACTERISTICS

#### 1.1 <u>Maximum Ratings\*</u>

V <sub>DD</sub>	7.0V
All inputs and outputs w.r.t. $V_{SS}$ 0.6V to $V_{DD}$ +	0.6V
Storage temperature65°C to +15	50°C
Ambient temp. with power applied65°C to +12	25°C
ESD protection on all pins (HBM)>	4 kV

<sup>\*</sup>Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **PIN FUNCTION TABLE**

Name	Function
$V_{DD}/V_{REF}$	+2.7V to 5.5V Power Supply and Reference Voltage Input
СН0	Channel 0 Analog Input
CH1	Channel 1 Analog Input
CLK	Serial Clock
D <sub>IN</sub>	Serial Data In
D <sub>OUT</sub>	Serial Data Out
CS/SHDN	Chip Select/Shutdown Input

#### **ELECTRICAL CHARACTERISTICS**

All parameters apply at  $V_{DD}$  = 5.5V,  $V_{SS}$  = 0V,  $T_{AMB}$  = -40°C to +85°C,  $f_{SAMPLE}$  = 100 ksps and  $f_{CLK}$  = 18\* $f_{SAMPLE}$  unless otherwise noted.

			T _			T
Parameter	Sym	Min.	Тур.	Max.	Units	Conditions
Conversion Rate:						
Conversion Time	t <sub>conv</sub>	_	_	12	clock cycles	
Analog Input Sample Time	t <sub>SAMPLE</sub>		1.5		clock cycles	
Throughput Rate	f <sub>SAMPLE</sub>	_	_	100 50	ksps ksps	$V_{DD} = V_{REF} = 5V$ $V_{DD} = V_{REF} = 2.7V$
DC Accuracy:						
Resolution			12		bits	
Integral Nonlinearity	INL	_	±0.75 ±1	±1 ±2	LSB LSB	MCP3202-B MCP3202-C
Differential Nonlinearity	DNL	_	±0.5	±1	LSB	No missing codes over temperature
Offset Error		_	±1.25	±3	LSB	
Gain Error		_	±1.25	±5	LSB	
Dynamic Performance:	•					
Total Harmonic Distortion	THD	_	-82	_	dB	V <sub>IN</sub> = 0.1V to 4.9V@1 kHz
Signal to Noise and Distortion (SINAD)	SINAD	_	72	_	dB	V <sub>IN</sub> = 0.1V to 4.9V@1 kHz
Spurious Free Dynamic Range	SFDR	_	86	_	dB	V <sub>IN</sub> = 0.1V to 4.9V@1 kHz
Analog Inputs:	•					
Input Voltage Range for CH0 or CH1 in Single-Ended Mode		V <sub>SS</sub>	_	$V_{DD}$	V	
Input Voltage Range for IN+ in Pseudo-Differential Mode	IN+	IN-	_	V <sub>DD</sub> +IN-		See Sections 3.1 and 4.1
Input Voltage Range for IN- in Pseudo-Differential Mode	IN-	V <sub>SS</sub> -100	_	V <sub>SS</sub> +100	mV	See Sections 3.1 and 4.1
Leakage Current		_	.001	±1	μA	
Switch Resistance	R <sub>SS</sub>	_	1 k	_	Ω	See Figure 4-1

**Note 1:** This parameter is established by characterization and not 100% tested.

<sup>2:</sup> Because the sample cap will eventually lose charge, effective clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures. See Section 6.2 for more information.

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

All parameters apply at $V_{DD}$ = 5.5V, $V_{SS}$ = 0V, $T_{AMB}$ = -40°C to +85°C, $f_{SAMPLE}$ = 100 ksps and $f_{CLK}$ = 18* $f_{SAMPLE}$ unless otherwise noted.						
Parameter	Sym	Min.	Тур.	Max.	Units	Conditions
Sample Capacitor	C <sub>SAMPLE</sub>	_	20	_	pF	See Figure 4-1
Digital Input/Output:	0, 1111 22	I .	I		· ·	<u>,                                      </u>
Data Coding Format		Str	aight Bir	nary		
High Level Input Voltage	V <sub>IH</sub>	0.7 V <sub>DD</sub>	_	_	V	
Low Level Input Voltage	V <sub>IL</sub>	_	_	0.3 V <sub>DD</sub>	V	
High Level Output Voltage	V <sub>OH</sub>	4.1	_	_	V	$I_{OH} = -1 \text{ mA}, V_{DD} = 4.5 \text{V}$
Low Level Output Voltage	V <sub>OL</sub>	_	_	0.4	V	$I_{OL} = 1 \text{ mA}, V_{DD} = 4.5 \text{V}$
Input Leakage Current	I <sub>LI</sub>	-10	_	10	μA	$V_{IN} = V_{SS}$ or $V_{DD}$
Output Leakage Current	I <sub>LO</sub>	-10	_	10	μA	$V_{OUT} = V_{SS}$ or $V_{DD}$
Pin Capacitance	C <sub>IN</sub> , C <sub>OUT</sub>	_	_	10	pF	V <sub>DD</sub> = 5.0V ( <b>Note 1</b> )
(All Inputs/Outputs)						$T_{AMB} = 25$ °C, $f = 1$ MHz
Timing Parameters:						
Clock Frequency	f <sub>CLK</sub>	_		1.8	MHz	V <sub>DD</sub> = 5V ( <b>Note 2</b> )
				0.9	MHz	V <sub>DD</sub> = 2.7V ( <b>Note 2</b> )
Clock High Time	t <sub>HI</sub>	250		_	ns	
Clock Low Time	t <sub>LO</sub>	250		_	ns	
CS Fall To First Rising CLK Edge	t <sub>sucs</sub>	100	_	1	ns	
Data Input Setup Time	t <sub>su</sub>	_		50	ns	
Data Input Hold Time	t <sub>HD</sub>	_		50	ns	
CLK Fall To Output Data Valid	t <sub>DO</sub>	_		200	ns	See Test Circuits, Figure 1-2
CLK Fall To Output Enable	t <sub>EN</sub>	_		200	ns	See Test Circuits, Figure 1-2
CS Rise To Output Disable	t <sub>DIS</sub>	_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
CS Disable Time	t <sub>csh</sub>	500	_	_	ns	
D <sub>OUT</sub> Rise Time	t <sub>R</sub>	_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
D <sub>OUT</sub> Fall Time	t <sub>F</sub>	_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
Power Requirements:						
Operating Voltage	V <sub>DD</sub>	2.7	_	5.5	V	
Operating Current	I <sub>DD</sub>	_	375	550	μA	$V_{DD}$ = 5.0V, $D_{OUT}$ unloaded
Standby Current	I <sub>DDS</sub>	_	0.5	5	μA	CS = V <sub>DD</sub> = 5.0V
Temperature Ranges:						
Specified Temperature Range	T <sub>A</sub>	-40	_	+85	°C	
Operating Temperature Range	T <sub>A</sub>	-40		+85	°C	
Storage Temperature Range	T <sub>A</sub>	-65		+150	°C	
Thermal Package Resistance:						
Thermal Resistance, 8L-PDIP	$\theta_{\sf JA}$		85		°C/W	
Thermal Resistance, 8L-SOIC	$\theta_{IA}$		163	_	°C/W	
Thermal Resistance, 8L-MSOP	$\Theta_{JA}$	_	206	_	°C/W	
Thermal Resistance, 8L-TSSOP	$\theta_{\sf JA}$			_	°C/W	
Note 1: This parameter is estable			-	1.4000/ 1		

**Note 1:** This parameter is established by characterization and not 100% tested.

<sup>2:</sup> Because the sample cap will eventually lose charge, effective clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures. See Section 6.2 for more information.




FIGURE 1-1: Serial Timing.





FIGURE 1-2: Test Circuits.

#### 2.0 TYPICAL PERFORMANCE CHARACTERISTICS

**Note:** The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



**FIGURE 2-1:** Integral Nonlinearity (INL) vs. Sample Rate.






FIGURE 2-2: Integral Nonlinearity (INL) vs. V<sub>DD</sub>.



**FIGURE 2-3:** Integral Nonlinearity (INL) vs. Code (Representative Part).



**FIGURE 2-4:** Integral Nonlinearity (INL) vs. Sample Rate ( $V_{DD}$  = 2.7V).







FIGURE 2-5: Integral Nonlinearity (INL) vs. V<sub>DD</sub>.




**FIGURE 2-6:** Integral Nonlinearity (INL) vs. Code (Representative Part,  $V_{DD} = 2.7V$ ).




**FIGURE 2-7:** Integral Nonlinearity (INL) vs. Temperature.




**FIGURE 2-8:** Differential Nonlinearity (DNL) vs. Sample Rate.




**FIGURE 2-9:** Differential Nonlinearity (DNL) vs.  $V_{DD}$ .




**FIGURE 2-10:** Integral Nonlinearity (INL) vs Temperature  $(V_{DD} = 2.7V)$ .




**FIGURE 2-11:** Differential Nonlinearity (DNL) vs. Sample Rate  $(V_{DD} = 2.7V)$ .



**FIGURE 2-12:** Differential Nonlinearity (DNL) vs.  $V_{\rm DD}$ .



**FIGURE 2-13:** Differential Nonlinearity (DNL) vs. Code (Representative Part).



**FIGURE 2-14:** Differential Nonlinearity (DNL) vs. Temperature.






FIGURE 2-15: Gain Error vs. V<sub>DD</sub>.



**FIGURE 2-16:** Differential Nonlinearity (DNL) vs. Code (Representative Part,  $V_{\rm DD}$  = 2.7V).



**FIGURE 2-17:** Differential Nonlinearity (DNL) vs. Temperature  $(V_{DD} = 2.7V)$ .




FIGURE 2-18: Offset Error vs. V<sub>DD</sub>.






FIGURE 2-19: Gain Error vs. Temperature.



**FIGURE 2-20:** Signal to Noise Ratio (SNR) vs. Input Frequency.



**FIGURE 2-21:** Total Harmonic Distortion (THD) vs. Input Frequency.







FIGURE 2-22: Offset Error vs. Temperature.




**FIGURE 2-23:** Signal to Noise and Distortion (SINAD) vs. Input Frequency.




**FIGURE 2-24:** Signal to Noise and Distortion (SINAD) vs. Signal Level.




**FIGURE 2-25:** Effective Number of Bits (ENOB) vs.  $V_{\rm DD}$ .




**FIGURE 2-26:** Spurious Free Dynamic Range (SFDR) vs. Input Frequency.




**FIGURE 2-27:** Frequency Spectrum of 10 kHz input (Representative Part).




**FIGURE 2-28:** Effective Number of Bits (ENOB) vs. Input Frequency.




**FIGURE 2-29:** Power Supply Rejection (PSR) vs. Ripple Frequency.




**FIGURE 2-30:** Frequency Spectrum of 1 kHz input (Representative Part,  $V_{DD} = 2.7V$ ).




**FIGURE 2-31:**  $I_{DD}$  vs.  $V_{DD}$ .



**FIGURE 2-32:**  $I_{DD}$  vs. Clock Frequency.



**FIGURE 2-33:**  $I_{DD}$  vs. Temperature.



**FIGURE 2-34:**  $I_{DDS}$  vs.  $V_{DD}$ .





FIGURE 2-35: I<sub>DDS</sub> vs. Temperature.



**FIGURE 2-36:** Analog Input leakage current vs. Temperature.

#### 3.0 PIN DESCRIPTIONS

#### 3.1 CH0/CH1

Analog inputs for channels 0 and 1 respectively. These channels can programmed to be used as two independent channels in single ended-mode or as a single pseudo-differential input where one channel is IN+ and one channel is IN-. See Section 5.0 for information on programming the channel configuration.

#### 3.2 Chip Select/Shutdown (CS/SHDN)

The CS/SHDN pin is used to initiate communication with the device when pulled low and will end a conversion and put the device in low power standby when pulled high. The CS/SHDN pin must be pulled high between conversions.

#### 3.3 Serial Clock (CLK)

The SPI clock pin is used to initiate a conversion and to clock out each bit of the conversion as it takes place. See Section 6.2 for constraints on clock speed.

#### 3.4 Serial Data Input (DIN)

The SPI port serial data input pin is used to clock in input channel configuration data.

#### 3.5 Serial Data Output (DOUT)

The SPI serial data output pin is used to shift out the results of the A/D conversion. Data will always change on the falling edge of each clock as the conversion takes place.

#### 4.0 DEVICE OPERATION

The MCP3202 A/D Converter employs a conventional SAR architecture. With this architecture, a sample is acquired on an internal sample/hold capacitor for 1.5 clock cycles starting on the second rising edge of the serial clock after the start bit has been received. Following this sample time, the input switch of the converter opens and the device uses the collected charge on the internal sample and hold capacitor to produce a serial 12-bit digital output code. Conversion rates of 100 ksps are possible on the MCP3202. See Section 6.2 for information on minimum clock rates. Communication with the device is done using a 3-wire SPI-compatible interface.

#### 4.1 Analog Inputs

The MCP3202 device offers the choice of using the analog input channels configured as two single-ended inputs or a single pseudo-differential input. Configuration is done as part of the serial command before each conversion begins. When used in the pseudo-differential mode, CH0 and CH1 are programmed as the IN+ and IN- inputs as part of the command string transmitted to the device. The IN+ input can range from IN- to  $V_{\text{REF}}$  ( $V_{\text{DD}}$  + IN-). The IN- input is limited to  $\pm 100$  mV from the  $V_{\text{SS}}$  rail. The IN- input can be used to cancel small signal common-mode noise which is present on both the IN+ and IN- inputs.

For the A/D Converter to meet specification, the charge holding capacitor ( $C_{\text{SAMPLE}}$ ) must be given enough time to acquire a 12-bit accurate voltage level during the 1.5 clock cycle sampling period. The analog input model is shown in Figure 4-1.

In this diagram, it is shown that the source impedance ( $R_S$ ) adds to the internal sampling switch ( $R_{SS}$ ) impedance, directly affecting the time that is required to charge the capacitor,  $C_{SAMPLE}$ . Consequently, larger source impedances increase the offset, gain, and integral linearity errors of the conversion.

Ideally, the impedance of the signal source should be near zero. This is achievable with an operational amplifier such as the MCP601 which has a closed loop output impedance of tens of ohms. The adverse affects of higher source impedances are shown in Figure 4-2.

When operating in the pseudo-differential mode, if the voltage level of IN+ is equal to or less than IN-, the resultant code will be 000h. If the voltage at IN+ is equal to or greater than  $\{[V_{DD}+(IN-)]-1\ LSB\}$ , then the output code will be FFFh. If the voltage level at IN- is more than 1 LSB below  $V_{SS}$ , then the voltage level at the IN+ input will have to go below  $V_{SS}$  to see the 000h output code. Conversely, if IN- is more than 1 LSB above  $V_{SS}$ , then the FFFh code will not be seen unless the IN+ input level goes above  $V_{DD}$  level.

#### 4.2 <u>Digital Output Code</u>

The digital output code produced by an A/D Converter is a function of the input signal and the reference voltage. For the MCP3202,  $V_{DD}$  is used as the reference voltage. As the  $V_{DD}$  level is reduced, the LSB size is reduced accordingly. The theoretical digital output code produced by the A/D Converter is shown below.

Digital Output Code = 
$$\frac{4096 \cdot V_{IN}}{V_{DD}}$$

where:

 $V_{IN}$  = analog input voltage  $V_{DD}$  = supply voltage





FIGURE 4-1: Analog Input Model.



**FIGURE 4-2:** Maximum Clock Frequency vs. Input Resistance  $(R_S)$  to maintain less than a 0.1 LSB deviation in INL from nominal conditions.

#### 5.0 SERIAL COMMUNICATIONS

#### 5.1 Overview

Communication with the MCP3202 is done using a standard SPI-compatible serial interface. Initiating communication with the device is done by bringing the CS line low. See Figure 5-1. If the device was powered up with the CS pin low, it must be brought high and back low to initiate communication. The first clock received with CS low and DIN high will constitute a start bit. The SGL/DIFF bit and the ODD/SIGN bit follow the start bit and are used to select the input channel configuration. The SGL/DIFF is used to select single ended or psuedo-differential mode. The ODD/SIGN bit selects which channel is used in single ended mode, and is used to determine polarity in pseudo-differential mode. Following the ODD/SIGN bit, the MSBF bit is transmitted to and is used to enable the LSB first format for the device. If the MSBF bit is high, then the data will come from the device in MSB first format and any further clocks with CS low will cause the device to output zeros. If the MSBF bit is low, then the device will output the converted word LSB first after the word has been transmitted in the MSB first format. See Figure 5-2. Table 5-1 shows the configuration bits for the MCP3202. The device will begin to sample the analog input on the second rising edge of the clock, after the start bit has been received. The sample period will end on the falling edge of the third clock following the start bit.

On the falling edge of the clock for the MSBF bit, the device will output a low null bit. The next sequential 12 clocks will output the result of the conversion with MSB first as shown in Figure 5-1. Data is always output from the device on the falling edge of the clock. If all 12 data bits have been transmitted and the device continues to receive clocks while the  $\overline{CS}$  is held low, (and MSBF = 1), the device will output the conversion result LSB first as shown in Figure 5-2. If more clocks are provided to the device while  $\overline{CS}$  is still low (after the LSB first data has been transmitted), the device will clock out zeros indefinitely.

If necessary, it is possible to bring  $\overline{\text{CS}}$  low and clock in leading zeros on the  $\text{D}_{\text{IN}}$  line before the start bit. This is often done when dealing with microcontroller-based SPI ports that must send 8 bits at a time. Refer to Section 6.1 for more details on using the MCP3202 devices with hardware SPI ports.

	Cor Bi	_	Cha Sele	GND	
	Sgl/ Diff	Odd/ sign	0	1	GND
Single Ended	1	0	+	_	-
Mode	1	1	_	+	-
Pseudo-	0	0	IN+	IN-	
DifferentiaL Mode	0	1	IN-	IN+	

TABLE 5-1: Configuration Bits for the MCP3202.




FIGURE 5-1: Communication with the MCP3202 using MSB first format only.




FIGURE 5-2: Communication with MCP3202 using LSB first format.

#### 6.0 APPLICATIONS INFORMATION

#### 6.1 <u>Using the MCP3202 with</u> Microcontroller (MCU) SPI Ports

With most microcontroller SPI ports, it is required to send groups of eight bits. It is also required that the microcontroller SPI port be configured to clock out data on the falling edge of clock and latch data in on the rising edge. Depending on how communication routines are used, it is very possible that the number of clocks required for communication will not be a multiple of eight. Therefore, it may be necessary for the MCU to send more clocks than are actually required. This is usually done by sending 'leading zeros' before the start bit, which are ignored by the device. As an example, Figure 6-1 and Figure 6-2 show how the MCP3202 can be interfaced to a MCU with a hardware SPI port. Figure 6-1 depicts the operation shown in SPI Mode 0.0, which requires that the SCLK from the MCU idles

in the 'low' state, while Figure 6-2 shows the similar case of SPI Mode 1,1 where the clock idles in the 'high' state.

As shown in Figure 6-1, the first byte transmitted to the A/D Converter contains seven leading zeros before the start bit. Arranging the leading zeros this way produces the output 12 bits to fall in positions easily manipulated by the MCU. The MSB is clocked out of the A/D Converter on the falling edge of clock number 12. After the second eight clocks have been sent to the device, the MCU receive buffer will contain three unknown bits (the output is at high impedance until the null bit is clocked out), the null bit and the highest order four bits of the conversion. After the third byte has been sent to the device, the receive register will contain the lowest order eight bits of the conversion results. Easier manipulation of the converted data can be obtained by using this method.




FIGURE 6-1: SPI Communication using 8-bit segments (Mode 0,0: SCLK idles low).




FIGURE 6-2: SPI Communication using 8-bit segments (Mode 1,1: SCLK idles high).


#### 6.2 Maintaining Minimum Clock Speed

When the MCP3202 initiates the sample period, charge is stored on the sample capacitor. When the sample period is complete, the device converts one bit for each clock that is received. It is important for the user to note that a slow clock rate will allow charge to bleed off the sample cap while the conversion is taking place. At 85°C (worst case condition), the part will maintain proper charge on the sample capacitor for at least 1.2 ms after the sample period has ended. This means that the time between the end of the sample period and the time that all 12 data bits have been clocked out must not exceed 1.2 ms (effective clock frequency of 10 kHz). Failure to meet this criteria may induce linearity errors into the conversion outside the rated specifications. It should be noted that during the entire conversion cycle, the A/D Converter does not require a constant clock speed or duty cycle, as long as all timing specifications are met.

#### 6.3 Buffering/Filtering the Analog Inputs

If the signal source for the A/D Converter is not a low impedance source, it will have to be buffered or inaccurate conversion results may occur. It is also recommended that a filter be used to eliminate any signals that may be aliased back into the conversion results. This is illustrated in Figure 6-3 below where an op amp is used to drive the analog input of the MCP3202. This amplifier provides a low impedance output for the converter input and a low pass filter, which eliminates unwanted high frequency noise.

Low pass (anti-aliasing) filters can be designed using Microchip's interactive FilterLab<sup>™</sup> software. FilterLab will calculate capacitor and resistor values, as well as, determine the number of poles that are required for the application. For more information on filtering signals, see the application note AN699 "Anti-Aliasing Analog Filters for Data Acquisition Systems.




**FIGURE 6-3:** The MCP601 Operational Amplifier is used to implement a 2nd order anti-aliasing filter for the signal being converted by the MCP3202.

#### 6.4 Layout Considerations

When laying out a printed circuit board for use with analog components, care should be taken to reduce noise wherever possible. A bypass capacitor should always be used with this device and should be placed as close as possible to the device pin. A bypass capacitor value of  $0.1~\mu F$  is recommended.

Digital and analog traces should be separated as much as possible on the board and no traces should run underneath the device or the bypass capacitor. Extra precautions should be taken to keep traces with high frequency signals (such as clock lines) as far as possible from analog traces.

Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board. Providing V<sub>DD</sub> connections to devices in a "star" configuration can also reduce noise by eliminating current return paths and associated errors. See Figure 6-4. For more information on layout tips when using A/D Converters, refer to AN688 "Layout Tips for 12-Bit A/D Converter Applications".




**FIGURE 6-4:**  $V_{DD}$  traces arranged in a 'Star' configuration in order to reduce errors caused by current return paths.

#### 7.0 PACKAGING INFORMATION

#### 7.1 Package Marking Information



8-Lead SOIC (150 mil)





8-Lead MSOP



8-Lead TSSOP







Example:



Example:



Legend: XX...X Customer specific information\*


YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

te: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code.

### 8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)




		Units	INCHES*			N	MILLIMETERS		
Dimen	sion	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins		n		8			8		
Pitch		р		.100			2.54		
Top to Seating Plane		Α	.140	.155	.170	3.56	3.94	4.32	
Molded Package Thickness		A2	.115	.130	.145	2.92	3.30	3.68	
Base to Seating Plane		A1	.015			0.38			
Shoulder to Shoulder Width		Е	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width		E1	.240	.250	.260	6.10	6.35	6.60	
Overall Length		D	.360	.373	.385	9.14	9.46	9.78	
Tip to Seating Plane		L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness		С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width		В1	.045	.058	.070	1.14	1.46	1.78	
Lower Lead Width		В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing	§	eВ	.310	.370	.430	7.87	9.40	10.92	
Mold Draft Angle Top		α	5	10	15	5	10	15	
Mold Draft Angle Bottom		β	5	10	15	5	10	15	

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001
Drawing No. C04-018

<sup>\*</sup> Controlling Parameter § Significant Characteristic

### 8-Lead Plastic Small Outline (SN) - Narrow, 150 mil (SOIC)




		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	f	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-012
Drawing No. C04-057

<sup>\*</sup> Controlling Parameter § Significant Characteristic

### 8-Lead Plastic Micro Small Outline Package (MSOP)




	Units		INCHES		М	ILLIMETERS*	
Dimen:	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8				8
Pitch	р		.026			0.65	
Overall Height	Α			.044			1.18
Molded Package Thickness	A2	.030	.034	.038	0.76	0.86	0.97
Standoff §	A1	.002		.006	0.05		0.15
Overall Width	E	.184	.193	.200	4.67	4.90	.5.08
Molded Package Width	E1	.114	.118	.122	2.90	3.00	3.10
Overall Length	D	.114	.118	.122	2.90	3.00	3.10
Foot Length	L	.016	.022	.028	0.40	0.55	0.70
Footprint (Reference)	F	.035	.037	.039	0.90	0.95	1.00
Foot Angle	ф	0		6	0		6
Lead Thickness	С	.004	.006	.008	0.10	0.15	0.20
Lead Width	В	.010	.012	.016	0.25	0.30	0.40
Mold Draft Angle Top	α		7			7	
Mold Draft Angle Bottom	β		7			7	

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

Drawing No. C04-111

<sup>\*</sup>Controlling Parameter § Significant Characteristic

### 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



Units		INCHES		N	<b>IILLIMETERS</b>	S*
Limits	MIN	NOM	MAX	MIN	NOM	MAX
n		8			8	
р		.026			0.65	
Α			.043			1.10
A2	.033	.035	.037	0.85	0.90	0.95
A1	.002	.004	.006	0.05	0.10	0.15
Е	.246	.251	.256	6.25	6.38	6.50
E1	.169	.173	.177	4.30	4.40	4.50
D	.114	.118	.122	2.90	3.00	3.10
L	.020	.024	.028	0.50	0.60	0.70
f	0	4	8	0	4	8
С	.004	.006	.008	0.09	0.15	0.20
В	.007	.010	.012	0.19	0.25	0.30
α	0	5	10	0	5	10
β	0	5	10	0	5	10
	n Limits n p A A2 A1 E E1 D L f c B A	Limits   MIN	Nome	n Limits         MIN         NOM         MAX           n         8         8           p         .026         .043           A2         .033         .035         .037           A1         .002         .004         .006           E         .246         .251         .256           E1         .169         .173         .177           D         .114         .118         .122           L         .020         .024         .028           f         0         4         8           c         .004         .006         .008           B         .007         .010         .012           α         0         5         10	Name	n Limits         MIN         NOM         MAX         MIN         NOM           n         8         8         8         8           p         .026         .043         .065           A         .043         .043         .085         .090           A1         .002         .004         .006         0.05         0.10           E         .246         .251         .256         6.25         6.38           E1         .169         .173         .177         4.30         4.40           D         .114         .118         .122         2.90         3.00           L         .020         .024         .028         0.50         0.60           f         0         4         8         0         4           c         .004         .006         .008         0.09         0.15           B         .007         .010         .012         0.19         0.25           α         0         5         10         0         5

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

JEDEC Equivalent: MO-153

Drawing No. C04-086

<sup>\*</sup> Controlling Parameter § Significant Characteristic

N/	$D_{2}$	1	$\mathbf{\cap}$	7
IV	Р3	Z	U	Z

NOTES:

#### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- · Device Errata
- · Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

#### **Systems Information and Upgrade Hot Line**

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

013001

#### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

IO: RE:	reormical r abilications manager	Total Pages Sent							
Froi	CompanyAddressCity / State / ZIP / Country								
App	Telephone: () olication (optional):								
Wo	uld you like a reply?YN								
Dev	vice: MCP3202 Literature N	Number: DS21034C							
Que	estions:								
1.	What are the best features of this document	?							
2.	How does this document meet your hardwar	e and software development needs?							
3.	Do you find the organization of this data sheet easy to follow? If not, why?								
4.	What additions to the data sheet do you thin	k would enhance the structure and subject?							
	-								
5.	What deletions from the data sheet could be	made without affecting the overall usefulness?							
0		ion (what and whans)							
υ.	Is there any incorrect or misleading information	on (what and where)?							
_									
7.	How would you improve this document?								
8.	How would you improve our software, syster	ns, and silicon products?							

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X	X	<u>/xx</u>	Е	examples:
Device	Performance Grade	Temperature Range	Package	а	MCP3202-I/MS: = Industrial temperature, MSOP package.
				□   b	) MCP3202-BI/P: = B Performance grade, industrial temp., PDIP package
Device:		12-Bit Serial A/d C 12-Bit Serial A/D C (SOIC and TSSOF	Converter (Tape and Reel)	C	) MCP3202-CI/SN: = C Performance grade, industrial temp., SOIC package
Performance Grade	. D = 1416	,		d	<ul> <li>MCP3202T-BI/SN: = Tape and Reel, B Performance grade, industrial temp., SOIC package</li> </ul>
Performance Grade.	: B = ±1 LS C = ±2 LS	SB INL (TSSOP not SB INL	t available)	а	, ,
Temperature Range	: I = -40°	C to +85°C			package.
Package:	P = Plast SN = Plast	ic DIP (300 mil Bod ic SOIC (150 mil Bo	37.		

#### **Sales and Support**

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

## **MCP3202**

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### **Trademarks**


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microID, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELO® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



### WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

**Rocky Mountain** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350

Tel: 770-640-0034 Fax: 770-640-0307

**Boston** 

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Two Prestige Place, Suite 130 Miamisburg, OH 45342

Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office

Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office

Rm. 2401, 24th Floor, Ming Xing Financial Tower

No. 88 TIDU Street Chengdu 610016, China

Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Rm. 531, North Building Fujian Foreign Trade Center Hotel

73 Wusi Road

Fuzhou 350001, China

Tel: 86-591-7557563 Fax: 86-591-7557572

China - Shanghai

Microchip Technology Consulting (Shanghai)

Co., Ltd.

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road

Shanghai, 200051

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre,

Renminnan Lu

Shenzhen 518001, China

Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India Microchip Technology Inc.

India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062 Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan

Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku

Seoul, Korea 135-882

Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre

Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

**EUROPE** 

Denmark

Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany** Microchip Technology GmbH Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

**United Kingdom** 

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

10/01/01



## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Microchip:

MCP3202-CI/ST MCP3202-CI/SN MCP3202-CI/P MCP3202T-CI/SN MCP3202T-CI/ST MCP3202-BI/P MCP3202T-BI/SN MCP3202-BI/SN