

Model Driven Engineering with Capella and AADL

Bassem Ouni, Pierre Gaufillet, Eric Jenn, Jérôme Hugues



EMBEDDED REAL TIME SOFTWARE AND SYSTEMS 27-29 JANUARY 2016 / TOULOUSE, FRANCE-CENTRE DE CONGRÉS PIERRE BAUDIS





Products / Markets development TRL* 9 8 5 4 Public Research 3 *Technology Readiness Level

Public-Private partnerships 50-50

long-term commitment of major industrial and public partners

Vision

Technological Research Programs

derived from the roadmaps in the field (competitivity clusters, CORAC, etc.)



Excellence Center

World class in 3 key technology domains for Aeronautics, Space and Embedded Systems

More Electrical Platforms

Embedded Systems

Skills development and training support

Materials

multifunctional / high performance

Technological platforms

accelerating technological innovation and transfer to industry

System Engineering Platform

Integrated collaborative environment

fitting into the public and industrial research landscape


Introduction



Projects INGEQUIP and MOISE at IRT Saint Exupéry

INGEQUIP

- Co-development agility to assist Equipment design
- An activity focused on HW-SW Co-design
- Applies methods and tool on large demonstrator
 - Mobile vehicle or Rover TwIRTee





- MOdels and Information Sharing for System engineering in Extended enterprise
- From document-based specification process to model-driven specification process
- Ensure multi-view system design and verification in a heterogeneous context
- Collaborative engineering processes and methods in a regulation ("certification")


18/02/2016

intial and proprietary document.

Why Capella to AADL?




- Capella is positioned on the most abstract part of the system development while AADL doesn't offer operational or system analysis
- AADL goes further than Capella in terms of detailed architecture with explicit hardware components – device, processor, memory, bus – and explicit software components – process, thread, subprogram.



Target chain






18/02/2016 5

Target chain






6

18/02/2016


TwlRTee Functional Breakdown






TwlRTee Logical Architecture





TwlRTee Physical Architecture





:SE "Saint Exupéry" - All rights reserved Confidential and proprietary document

System architecture with Capella



Modelling conventions

- Physical architecture breakdown stops when a leaf is allocated to hardware – device - or software – application.
- Flows are neither typed nor constrained
- Interconnected ports implicitly define a bus
- Software is allocated to CPUs and logical flows to physical flows
- System functions are not used

ESE "Saint Exupéry" - All rights reserved Confidential and proprietary document


Capella to AADL mapping



Capella	Condition	AADL
PhysicalComponent	nature =PhysicaComponentNature:: NODE and kind=PhysicalComponentKind:: SOFTWARE_EXECUTION_UNIT	Processor
PhysicalComponent	nature =PhysicaComponentNature::NODE and kind=PhysicalComponentKind::HARDWARE	Device
PhysicalComponent	nature =PhysicaComponentNature:: BEHAVIOR and kind=PhysicalComponentKind:: SOFTWARE_APPLICATION	Process
PhysicalComponent	other than above	System
PhysicalPort	See Bus extraction algorithm	Requires bus access
PhysicalLink		Bus access connection + Bus
ComponentPort	kind=ComponentPortKind::FLOW and direction=OrientationPortKind::[IN OUT INOUT] See Feature connection extraction algorithm	Feature
ComponentExchange	See Feature connection extraction algorithm	Feature connection
ComponentPortAllocation	The bus type has to be precised on at least one Physical Link using a Physical Link Category	Actual_connection_binding property on bus
C case + container hierarchy	Components of Case C have to be contained by a component of case A	Actual_processor_binding property
Other metaclasses		N/A

Extraction of Bus






- -Gathering groups of physical links which are connected to each other.
- -Each group will be mapped in a physical bus (Physical component with Bus port).
- -Connected Physical Links are translated into requires access connectors to a bus through intermediate ports.

PC: Physical component

PL: Physical link PP: Physical port

Extraction of Bus






- -Considering the architecture as a tree, we first search the external ports (Last level of the tree).
- -Bus ports are connected to external ports.
- -Synthetic links and synthetic ports are generated=> mapped to AADL connections and requirements of bus accesses.

29/01/2016

Extraction of logical connections




 Components exchanges are translated into oriented abstract flows through intermediate ports.



RT AESE "Saint Exupéry" - All rights reserved Confidential and proprietary document

Preliminary Software Architecture with AADL





- Fully generated from Capella
- Read-only artefact Regeneration is straight-forward

Software Architecture with AADL



- Inherits from the preliminary architecture
- Refined manually by adding
 - Internal application objects: tasks, buffers, semaphores, etc.
 - Typed flows
 - Static software architecture: application subsets, API
 - Real Time constraints
 - Abstract behaviour
- Impacts of modification in the preliminary architecture are easily identified thanks to inheritance and refinement relationships.
- Can be used for formal behavior verification

SE "Saint Exupéry" - All rights reserved Confidential and proprietary document

Software Architecture with AADL



```
package TwIRIes
                  with SurType 7; renames SurType 7::all;
with Ethernet; renames Ethernet::all;
with SurType 6; renames SurType 6::all;
                     with Book Analog; renames Book Analog::all;
with BooType 5; renames BooType 5::all;
with Camera; renames Camera::all;
                       with BusType 9: renames BusType 9::all:
                     with E Bridge 1; renames E Bridge 1::all;
with Left Channel; renames Left Channel::a
with E Bridge 2; renames E Bridge 2::all;
                     with Motor Gear Meel; renames Motor Gear Meel::all;
with COMPASS INU; renames COMPASS INU::all;
with GPS Sensor; renames GPS Sensor::all;
                  with Optical Incoder; renames Optical Incoder: all;
with Force [int; renames Force [int: all];
with Left Channel ]; renames Left Channel livell;
with thermet Router; renames Ethernet Router: all;
with Dailype 3; renames Entlype Sivall;
with CAU; renames CAU: all;
                       with BusType_4; renames BusType_4::all;
                                                                    w: in feature:
                     system implementation TwIRIes.impl
                                                                      camera part: device Camera.impl;
                                                                      ethernet_router_part: device Ethernet_Router.impl;
left_channel_part: system Left_Channel.impl;
                                                                      qps sensor part: system GPS Sensor.impl;
power unit part: system Power Unit.impl;
buck analog part: system Buck Analog.impl;
                                                                      but a bridge 1 part: system South Lingl;
h bridge 2 part: device E Bridge 2.impl;
h bridge 2 part: device E Bridge 3.impl;
motor_gear_wheel part: system Motor_Gear_Mneel.impl;
optical_encoder_part: system Optical_Encoder.impl;
                                                               optical accoder part: system Optical Encoder.im
compass imp part: system CAMSS_DOL.mp1;
late_bhaneal_ipart: system Late_Dhaneal_i.imp1;
hattps [3] but DaXType [3.imp1;
can_it but CAM.imp1;
can_it but CAM.imp1;
hattps [3]: but DaXType [3.imp1;
                                                                      bustype 5 1: bus BusType 5.impl:
                                                                    bustype 4 1: bus BusType 4.impl;
                                                             monations of the properties of the access book gassing part,pp.1 > bustype.6.1; bustype.6.2, connection: bus access bridge.2 part,pp.1 > bustype.6.2; bustype.6.3; bustype.6.3; bustype.6.3; connection: bus access bridge.2 part,pp.1 > bustype.6.3; bustype.9.3; connection: bus access bordenote.2 part,pp.1 > bustype.9.3; bustype.9.3; connection: bus access bordenote.2 part,pp.1 > bustype.9.3; connection: bus access bordenote.2 part,pp.1 > bustype.9.3; con.3.7; connection: bus access power_unit_part.con.1 > con.3; connection: bus access power_unit_part.con.1 > con.9; connection: bus access power_unit_part.con.1 > bustype.9.3; connection: bus access a bustype.1,part.pp.2 > bustype.9.3; etherate.1,1; connection: bus access access part.pp.1 > bustype.9.3; etherate.1,1; connection: bus access access part.pp.1 > bustype.9.3; bustype.1,1; connection: bus access access part.pp.1 > bustype.1,1; bustype.1,1; connection: bus access access part.pp.1 > bustype.1,1; bustype.1,1; bustype.1,1; connection: bus access access part.pp.1 > bustype.1,1; bustype.1,2; bustype.1,2; bustype.1,3; bustype.1,3; bustype.1,4; bustype.
                                                             Description of the Committee of the Comm
                     end TwIRTee.impl;
```


```
package PA TwIRTee
public
     with Twirtee:
     with PA left channel; renames PA left channel::all;
     with PA GPS Sensor; renames PA GPS Sensor::all;
     with PA Power Unit; renames PA Power Unit::all;
     with Base Types; renames Base Types::all;
     system twirtee extends Twirtee::twirtee
         features
             v: refined to in data port Integer;
             w: refined to in data port Integer;
     end twirtee:
     system implementation twirtee.pa extends Twirtee::twirtee.impl
         subcomponents
             left channel part: refined to system Left Channel.pa;
             gps sensor part: refined to system GPS Sensor.pa;
             power unit part: refined to system Power Unit.pa;
     end twirtee.pa;
 end PA TwIRTee;
```

18/02/2016

T AESE "Saint Exupéry" - All rights reserved Confidential and proprietary document

Software Architecture with AADL





- Validation with AADL inspector
 - Structural properties
 - Scheduling with Marzhin and Chedar (TBD)

18/02/2016



- OCARINA generates code skeletons for each application from the software architecture in AADL including:
 - Tasks management
 - Synchronization/Communication glue
- The generated code relies on a distributed application framework: PolyORB HI (C, ADA)

The functional code is completed by hand

AESE "Saint Exupéry" - All rights reserved Confidential and proprietary docume

Capella2AADL in brief



- Role
 - Initializes hardware/software design from system physical architecture
- Job done
 - AADL analysis and meta-modeling
 - AADL Prototyping
 - Experimentation on TwIRTee
- ssues
 - Multiplexed communications needed in AADL not supported by Capella
- Limitations
 - Global transformation only Subsets not supported
- Capella to AADL Roadmap
 - Support transparent components on physical flows transceivers, routers, etc.
 - Improved naming ports, flows, etc.
- Open the door to better exchanges of information between system and software engineers



Questions ??? Thanks a lot for your attention

