




Model Driven Engineering with Capella and AADL

Bassem Ouni, Pierre Gauffillet, Eric Jenn, Jérôme Hugues

8th European Congress

ERTS² 2016

EMBEDDED REAL TIME
SOFTWARE AND SYSTEMS
27-29 JANUARY 2016 / TOULOUSE, FRANCE
CENTRE DE CONGRÈS PIERRE BAUDIS



Products / Markets
development

Industry

IRT

Public Research

*Technology
Readiness Level

TRL*

- 9
- 8
- 7
- 6
- 5
- 4
- 3
- 2
- 1

**Public-Private
partnerships 50-50**

long-term commitment of major
industrial and public partners

Vision

**Technological
Research Programs**

derived from the roadmaps in the field
(competitivity clusters, CORAC, etc.)



Excellence Center

World class in 3 key technology domains
for Aeronautics, Space and Embedded Systems

More **Electrical Platforms**

Embedded Systems

Materials

multifunctional / high performance

**Skills
development and
training support**

**Integrated
collaborative
environment**

fitting into the public and
industrial research landscape

Technological platforms

accelerating technological
innovation and transfer to
industry

System Engineering Platform

- Projects INGEQUIP and MOISE at IRT Saint Exupéry


- INGEQUIP

- Co-development agility to assist Equipment design
- An activity focused on HW-SW Co-design
- Applies methods and tool on large demonstrator
 - Mobile vehicle or Rover *TwIRTe*




- MOISE

- *MOdels and Information Sharing for System engineering in Extended enterprise*
- From document-based specification process to model-driven specification process
- Ensure multi-view system design and verification in a heterogeneous context
- Collaborative engineering processes and methods in a regulation ("certification")




Why Capella to AADL?


- Capella is positioned on the most abstract part of the system development while AADL doesn't offer operational or system analysis
- AADL goes further than Capella in terms of detailed architecture with explicit hardware components – *device, processor, memory, bus* – and explicit software components – *process, thread, subprogram*.




Target chain




Target chain




TwIRTeer Functional Breakdown



TwIRTeer Logical Architecture



TwIRTeer Physical Architecture




- Modelling conventions
 - Physical architecture breakdown stops when a leaf is allocated to hardware – device - or software – application.
 - Flows are neither typed nor constrained
 - Interconnected ports implicitly define a bus
 - Software is allocated to CPUs and logical flows to physical flows
 - System functions are not used

Capella to AADL mapping

Capella	Condition	AADL
PhysicalComponent	nature =PhysicaComponentNature:: NODE and kind=PhysicalComponentKind:: SOFTWARE_EXECUTION_UNIT	Processor
PhysicalComponent	nature =PhysicaComponentNature:: NODE and kind=PhysicalComponentKind:: HARDWARE	Device
PhysicalComponent	nature =PhysicaComponentNature:: BEHAVIOR and kind=PhysicalComponentKind:: SOFTWARE_APPLICATION	Process
PhysicalComponent	other than above	System
PhysicalPort	See Bus extraction algorithm	Requires bus access
PhysicalLink		Bus access connection + Bus
ComponentPort	kind=ComponentPortKind:: FLOW and direction=OrientationPortKind:: [IN OUT INOUT] See Feature connection extraction algorithm	Feature
ComponentExchange	See Feature connection extraction algorithm	Feature connection
ComponentPortAllocation	The bus type has to be precised on at least one Physical Link using a Physical Link Category	Actual_connection_binding property on bus
C case + container hierarchy	Components of Case C have to be contained by a component of case A	Actual_processor_binding property
Other metaclasses		N/A


Extraction of Bus



- Gathering groups of physical links which are connected to each other.
- Each group will be mapped in a physical bus (Physical component with Bus port).
- Connected Physical Links are translated into requires access connectors to a bus through intermediate ports.


PC: Physical component
PL: Physical link
PP: Physical port


Extraction of Bus



- Considering the architecture as a tree, we first search the external ports (Last level of the tree).
- Bus ports are connected to external ports.
- Synthetic links and synthetic ports are generated=> mapped to AADL connections and requirements of bus accesses.

- Components exchanges are translated into oriented abstract flows through intermediate ports.





- Fully generated from Capella
- Read-only artefact – Regeneration is straight-forward

- Inherits from the preliminary architecture
- Refined manually by adding
 - Internal application objects: tasks, buffers, semaphores, etc.
 - Typed flows
 - Static software architecture: application subsets, API
 - Real Time constraints
 - Abstract behaviour
- Impacts of modification in the preliminary architecture are easily identified thanks to inheritance and refinement relationships.
- Can be used for formal behavior verification


```

public
  with Twirtee;
  with PA_left_channel; renames PA_left_channel::all;
  with PA_GPS_Sensor; renames PA_GPS_Sensor::all;
  with PA_Power_Unit; renames PA_Power_Unit::all;
  with Base_Types; renames Base_Types::all;


  system twirtee extends Twirtee::twirtee
    features
      v: refined to in data port Integer;
      w: refined to in data port Integer;
    end twirtee;

  system implementation twirtee.pa extends Twirtee::twirtee.impl
    subcomponents
      left_channel_part: refined to system Left_Channel.pa;
      gps_sensor_part: refined to system GPS_Sensor.pa;
      power_unit_part: refined to system Power_Unit.pa;
    end twirtee.pa;

end PA TwirTee;

```

```
end PA TwIRTree;
```



- Validation with AADL inspector
 - Structural properties
 - *Scheduling with Marzhin and Cheddar (TBD)*

- OCARINA generates code skeletons for each application from the software architecture in AADL including:
 - Tasks management
 - Synchronization/Communication glue
- The generated code relies on a distributed application framework: PolyORB HI (C, ADA)
- The functional code is completed by hand

- Role
 - Initializes hardware/software design from system physical architecture
- Job done
 - AADL analysis and meta-modeling
 - AADL Prototyping
 - Experimentation on TwIRTe
- Issues
 - Multiplexed communications needed in AADL not supported by Capella
- Limitations
 - Global transformation only – Subsets not supported
- Capella to AADL Roadmap
 - Support transparent components on physical flows – transceivers, routers, etc.
 - Improved naming – ports, flows, etc.
- Open the door to better exchanges of information between system and software engineers

Questions ???
Thanks a lot for your attention

