





PST Project Continuous Virtual Integration with ALISA

27/06/2019




Design and Implementation Process with AADL







Why an automatic verification plan?





How do we scale?


- Adding verifications
 - Link to requirements
 - Integrate and sequence the steps of the design verification
- → The Alisa environment



ALISA - Concepts and organisation









Requirement examples for the EVC

- Latency < 300 ms
- Throughput >= 1000 msg/s
- Safety and availability
 - 2003 (aka TMR) design
 - Verify some 2003 design constraints
 - Same threads shall run on each board
 - Boards shall be of the same model
- Design rules (reusable good practices)
 - All input and output ports, physical or logical, shall be connected.
 - All threads shall be periodic



EVC Requirements - ALISA

```
system requirements ETCS_OnBoard_Performance_Requirements for Functions_2003::Integrated.basic [
    description "These are some ERA performance requirements for the ETCS on board system"
    requirement ERA 5 2 1 1 :
              "Emergency break delay" [
         val MaxEVCResponseTime = 300 ms
         val MaxUpstreamResponseTime = 350 ms
         val MaxDownhillResponseTime = 350 ms
         val MaxEmergencyBreakDelay = MaxUpstreamResponseTime + MaxEVCResponseTime + MaxDownhillResponseTime
         value predicate MaxEmergencyBreakDelay <= 1 sec</pre>
         description "Delay between receiving of a balise message and applying the emergency brake."

"Start-Tyenty The reference mark of the an heard enterpy lawyer than the reference mark of the an heard enterpy lawyer."
                   "Stoverification plan ETCS OnBoard Performance Verification for ETCS OnBoard Performance Requirements [
                   MaxE
                             claim ERA 5 2 1 1 [
         category Qua
                                  // Just check the predicate defined in the requirement itself
                                  rmation 🗟 Assurance View 🛭 🖷 Progress 🔗 Search 💡 Error Log 🧰 Assurance Case 📮 Console 🔋 History
    requirement ERA
                            clai Evidence
         decomposes E
                                                                                                Pass Fail Err Todo Description
         compute Syst
                                   ▼ I Case ETCS OnBoard Case
         compute MinL
                                      ▼ ■ Plan ETCS OnBoard Middleware Plan(Integrated.basic)
         compute MaxL
                                        ▶ ■ Claim engineering design rules full connect
                                                                                                                     As a design good practice, all components in a model shall have all
         description
                   MaxEVCRespons
                                        ▶ 		Claim engineering_design_rules_perdiodic_threads
                                                                                                                     All threads shall be periodic
         value predicate MaxL
                                        ▼ ✔ Claim ERA 5 2 1 1
                                                                                                                     Delay between receiving of a balise message and applying the emer
         category Quality.Late
                                           Predicate
                                                                                                                     ( MaxEmergencyBreakDelay <= 1 sec )

▼ ✓ Claim ERA 5 2 1 1 evc(message processing flow)

                                                                                                                     Delay between reception of an input data message and output com

▼ ✓ Evidence responsetime


                                                                                                                     Analysis of all end-to-end flows in a system instance or for a specific

▼ ✓ Success: message processing flow

                                                                                                                     Latency results for message processing flow
                                                  i Value:
                                                  i Value: 23.338
                                                  i Value: 146.18
```



Iterative incremental approach with AADL



- Expressivity
- PerformanceAnalyses
- Traceability and requirements verification
- Prototyping
- Model refinement



input message out



```
Collect Digest Send Consolidated Inputs.basic*
                                                                                         digest message in 2
body Collect Digest Send Consolidated Inputs
  // Reconcile messages from other agents
  static payload list t digest list;
                                                                                                                  collect payload digest 2*
  reset payload list(&digest list);
  int count msg = count inputs manager digests mb;
                                                                                                           message in
                                                                                                                                   payload out
  for [PAYLOAD LIST MAX SIZE] (i = 0; i < count msg; i++) {
                                                                                                                                                         payload in 2
                                                                                                                                                                              input message out
    firstof
                                                                                                                  collect payload digest 1*
    when inputs manager digests mb[1]then
                                                                                                                                                         payload in 1
                                                                                                                                   payload out
       if (inputs manager digests mb.Message Type == INPUT LIST) {
         collect payload(&digest list, &inputs manager digests mb);
                                                                                                                                                         payload in 3
                                                                                                                   collect_payload_digest_3*
    other
                                                                                                          message_in
                                                                                                                                     payload_out
                                                                                          digest_message in 3
    {}
    endof:
                                                                                                                                               main call
  find common inputs (&consolidated inputs tv, &input list, &digest, &digest
                                                                                              collect payload digest 1 call*
                                                                                                                                                                                     find common inputs call*
  timebudget B BUILD COMMON INPUTS LIST, advance 1;
                                                                                                                  collect_payload_digest_2_call
  next collect inputs and send digest;
```





Design space

Architecture choices

- 2003
- Pipeline

Design parameters

- # Cores
- Application and middleware budgets: B_A , B_M
- Pipeline period: P_{pl}
- FIFOs Size: L_O

Constraints

- Response time: T_r
- Incoming messages rate: $M_{/s}$

KPIs

Sizing (hardware choice)

- Memory consumption: μ_c
- # Cores
- Price of the system: $C_{\$}$

Design quality

• Ratio Application budget/Pipeline Period: R_A



Single core design

Formulas


$$R_A = \frac{B_A}{P_{pl}}$$

$$L_Q = M_{/s} \times P_{pl}$$

$$\mu_c = O(L_Q)$$

$$B_M = \alpha L_Q = \alpha M_{/s} P_{pl}$$

Scheduling - 1 core



Single core


$$B_A + B_M \approx \boldsymbol{P_{pl}}$$

$$R_A = 1 - \alpha M_{/s}$$



Multi-core Design

Scheduling - 4 cores



Multi-core

• $R_A \approx 1$



AADL/ALISA implementation


```
system requirements ETCS OnBoard Performance 2 for Middleware 2003::Integrated.basic [
   val ExpectedMessageRate : integer = 1000
   requirement message rate: "EVC message processing rate" [
        description "The EVC shall process " ExpectedMessageRate " per second"
        compute ActualMessageRate : integer
        value predicate ActualMessageRate >= ExpectedMessageRate
   requirement FIFOs_size : "FIFOs size" [
        val MaxFIFOSize = 500 ms
        description "Keep FIFOs size under control: size shall be <= " MaxFIFOSize
        val FIFOsSize = ExpectedMessageRate * #Middleware Properties::Default Hyper Period
        value predicate FIFOsSize <= MaxFIFOSize</pre>
   requirement application_budget : "Application budget" [
        val ApplicationBudget: Time = min(this.evc.application 2003.process 2003 message 2.application.application thread#Compute Execution Time)
        val PipelinePeriod = #Middleware Properties::Default Hyper Period
        val AppBudgetRatio = ApplicationBudget / PipelinePeriod
        value predicate AppBudgetRatio > 0.5
```



From automatic verification to continuous virtual integration: an agile engineering process based on AADL




Continuous virtual integration





Verification history





Status



Changes



View Configuration




Modules



Git Polling Log


Build History (trend) #56 Sep 26, 2011 4:58:46 PM 876KB

- #55 Aug 26, 2011 11:14:38 PM 881 KB
- #54 Aug 13, 2011 10:45:24 AM 355KB
- #53 Aug 2, 2011 6:42:56 PM 353KB
- #52 Jul 26, 2011 4:35:00 PM 353KB
- #51 Jul 10, 2011 8:56:21 PM 353KB
- #50 Jun 29, 2011 2:27:27 AM 353KB
- #49 Jun 21, 2011 7:33:28 AM 354KB
- #48 Jun 21, 2011 2:48:23 AM 353KB
- #47 Jun 8, 2011 4:16:41 PM
- #46 May 16, 2011 6:50:21 PM
- #45 May 12, 2011 2:11:13 AM 354KB
- #44 May 4, 2011 5:46:35 PM
- #43 Apr 17. 2011 7:01:25 PM











- SAVI (System Architecture Virtual Integration)
 - https://savi.avsi.aero/



GOODRICH
























- Several research projects:
 - US Army, DARPA, NASA, ESA, FDA
- **Domains:**
 - Avionics, aerospace, medical, nuclear, automotive, robotics



Building blocks



Osate/ALISA/AADL Inspector

AADL parsing, analysis and verification platform



Git/Repo

Versioning system for the comprehensive source of all artifacts:

- Requirements
- Models and Code
- Verification activities
- Dockerfiles



Jenkins

Continuous integration
Triggers verification check on any
change to the artifacts



Docker

Container platform
Configuration management of the development, build and test environments



- Have a way to store analyses result values in the .xassure file
- There are issues with Time and Time range values in reqspec (see https://github.com/paolo-crisafulli/alisa-value-predicate)
- Run ALISA headless
- Enable design goals
- Use Resolute functions for compute values computation
- Enhanced verification reporting
 - Latency analysis