



# **PST Project**

## **Continuous Virtual Integration with ALISA**

27/06/2019


# Design and Implementation Process with AADL







# Why an automatic verification plan?






## ■ How do we scale?

- Adding verifications
  - Link to requirements
  - Integrate and sequence the steps of the design verification

➔ **The Alisa environment**

# ALISA - Concepts and organisation



# Requirement examples for the EVC

- **Latency < 300 ms**
- **Throughput  $\geq 1000$  msg/s**
- **Safety and availability**
  - 2oo3 (aka TMR) design
    - Verify some 2oo3 design constraints
      - Same threads shall run on each board
      - Boards shall be of the same model
- **Design rules (reusable good practices)**
  - All input and output ports, physical or logical, shall be connected.
  - All threads shall be periodic

# EVC Requirements - ALISA

```
system requirements ETCS_OnBoard_Performance_Requirements for Functions_2003::Integrated.basic [
  description "These are some ERA performance requirements for the ETCS on board system"
```

```
  requirement ERA_5_2_1_1 :
```

```
    "Emergency break delay" [
```

```
      val MaxEVCRresponseTime = 300 ms
```

```
      val MaxUpstreamResponseTime = 350 ms
```

```
      val MaxDownhillResponseTime = 350 ms
```

```
      val MaxEmergencyBreakDelay = MaxUpstreamResponseTime + MaxEVCRresponseTime + MaxDownhillResponseTime
```

```
      value predicate MaxEmergencyBreakDelay <= 1 sec
```

```
      description "Delay between receiving of a balise message and applying the emergency brake."
```

```
      "StartEvent: The reference mark of the on board antenna leaving the side lobe zone of the last balise in
```

```
      "StopEvent: The reference mark of the on board antenna leaving the side lobe zone of the last balise in
```

```
      "StopEvent: The reference mark of the on board antenna leaving the side lobe zone of the last balise in
```

```
      "StopEvent: The reference mark of the on board antenna leaving the side lobe zone of the last balise in
```

```
    ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
  ]
```

```
verification plan ETCS_OnBoard_Performance_Verification for ETCS_OnBoard_Performance_Requirements [
```

```
  claim ERA_5_2_1_1 [
```

```
    // Just check the predicate defined in the requirement itself
```

```
  ]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

```
]
```

Information Assurance View Progress Search Error Log Assurance Case Console History

Evidence

Pass

Fail

Err

Todo

Description

Case ETCS\_OnBoard\_Case

5

1

1

Plan ETCS\_OnBoard\_Middleware\_Plan(Integrated.basic)

5

1

1

Claim engineering\_design\_rules\_full\_connect

1

As a design good practice, all components in a model shall have all

Claim engineering\_design\_rules\_peridodic\_threads

1

All threads shall be periodic

Claim ERA\_5\_2\_1\_1

1

Delay between receiving of a balise message and applying the emer

Predicate

1

( MaxEmergencyBreakDelay <= 1 sec )

Claim ERA\_5\_2\_1\_1\_evc(message\_processing\_flow)

1

Delay between reception of an input data message and output com

Evidence responsetime

1


Analysis of all end-to-end flows in a system instance or for a specific

Success: message\_processing\_flow

i Value:

i Value: 23.338

i Value: 146.18




- **Expressivity**
- **Performance Analyses**
- **Traceability and requirements verification**
- **Prototyping**
- **Model refinement**



```
body Collect_Digest_Send_Consolidated_Inputs {
  // Reconcile messages from other agents
  static payload_list_t digest_list;
  reset_payload_list(&digest_list);
  int count_msg = count_inputs_manager_digests_mb;
  int i;
  for [PAYLOAD_LIST_MAX_SIZE] (i = 0; i < count_msg; i++) {
    firstof
    when inputs_manager_digests_mb[i] then
    {
      if (inputs_manager_digests_mb.Message_Type == INPUT_LIST) {
        collect_payload(&digest_list, &inputs_manager_digests_mb);
      }
    }
    other
    {}
  }
  endof;

  find_common_inputs(&consolidated_inputs_tv, &input_list, &digest, &digest_tv);

  timebudget B_BUILD_COMMON_INPUTS_LIST, advance 1;
  next collect_inputs_and_send_digest;
}
```



## Design space

### ■ Architecture choices

- 2003
- Pipeline

### ■ Design parameters

- # Cores
- Application and middleware budgets:  
 $B_A, B_M$
- Pipeline period:  $P_{pl}$
- FIFOs Size:  $L_Q$

## Constraints

- Response time:  $T_r$
- Incoming messages rate:  $M/s$

## KPIs

### ■ Sizing (hardware choice)

- Memory consumption:  $\mu_c$
- # Cores
- Price of the system:  $C_{\$}$


### ■ Design quality

- Ratio Application budget/Pipeline Period:  $R_A$

## Formulas

- $R_A = \frac{B_A}{P_{pl}}$
- $L_Q = M_{/s} \times P_{pl}$
- $\mu_c = O(L_Q)$
- $B_M = \alpha L_Q = \alpha M_{/s} P_{pl}$


## Scheduling - 1 core



## Single core

- $B_A + B_M \approx P_{pl}$
- $R_A = 1 - \alpha M_{/s}$

## Scheduling - 4 cores



## Multi-core

■  $R_A \approx 1$

```

system requirements ETCS_OnBoard_Performance_2 for Middleware_2oo3::Integrated.basic [
  val ExpectedMessageRate : integer = 1000

  requirement message_rate : "EVC message processing rate" [
    description "The EVC shall process " ExpectedMessageRate " per second"
    compute ActualMessageRate : integer
    value predicate ActualMessageRate >= ExpectedMessageRate
  ]

  requirement FIFOs_size : "FIFOs size" [
    val MaxFIFOSize = 500 ms
    description "Keep FIFOs size under control: size shall be <= " MaxFIFOSize
    val FIFOsSize = ExpectedMessageRate * #Middleware_Properties::Default_Hyper_Period
    value predicate FIFOsSize <= MaxFIFOSize
  ]


  requirement application_budget : "Application budget" [
    val ApplicationBudget : Time = min(this.evc.application_2oo3.process_2oo3_message_2.application.application_thread#Compute_Execution_Time)
    val PipelinePeriod = #Middleware_Properties::Default_Hyper_Period
    val AppBudgetRatio = ApplicationBudget / PipelinePeriod
    value predicate AppBudgetRatio > 0.5
  ]
]

```

## **From automatic verification to continuous virtual integration: an agile engineering process based on AADL**



# Continuous virtual integration



[Back to Dashboard](#)
















[Status](#)


[Changes](#)

[View Configuration](#)

[Modules](#)

[Git Polling Log](#)


	Build History	(trend)
	#56 <a href="#">Sep 26, 2011 4:58:46 PM</a>	876KB
	#55 <a href="#">Aug 26, 2011 11:14:38 PM</a>	881KB
	#54 <a href="#">Aug 13, 2011 10:45:24 AM</a>	355KB
	#53 <a href="#">Aug 2, 2011 6:42:56 PM</a>	353KB
	#52 <a href="#">Jul 26, 2011 4:35:00 PM</a>	353KB
	#51 <a href="#">Jul 10, 2011 8:56:21 PM</a>	353KB
	#50 <a href="#">Jun 29, 2011 2:27:27 AM</a>	353KB
	#49 <a href="#">Jun 21, 2011 7:33:28 AM</a>	354KB
	#48 <a href="#">Jun 21, 2011 2:48:23 AM</a>	353KB
	#47 <a href="#">Jun 8, 2011 4:16:41 PM</a>	6KB
	#46 <a href="#">May 16, 2011 6:50:21 PM</a>	353KB
	#45 <a href="#">May 12, 2011 2:11:13 AM</a>	354KB
	#44 <a href="#">May 4, 2011 5:46:35 PM</a>	7KB
	#43 <a href="#">Apr 17, 2011 7:01:25 PM</a>	354KB







# Performance history



- SAVI (System Architecture Virtual Integration)
  - <https://savi.avsi.aero/>



Software Engineering Institute

Carnegie Mellon

- Several research projects:
  - US Army, DARPA, NASA, ESA, FDA
- Domains:
  - Avionics, aerospace, medical, nuclear, automotive, robotics



## Osate/ALISA/AADL Inspector

AADL parsing, analysis and verification platform



## Git/Repo

Versioning system for the comprehensive source of all artifacts:

- Requirements
- Models and Code
- Verification activities
- Dockerfiles



## Jenkins

Continuous integration  
Triggers verification check on any change to the artifacts



## Docker

Container platform  
Configuration management of the development, build and test environments

- Have a way to store analyses result values in the `.xassure` file
- There are issues with Time and Time range values in reqspec (see <https://github.com/paolo-crisafulli/alisa-value-predicate>)
- Run ALISA headless
- Enable design goals
- Use Resolute functions for compute values computation
- Enhanced verification reporting
  - Latency analysis