Modeling the Interactions between Core Allocation and Overload Control in μ s-Scale Network Stacks


Jehad Hussien

Pratyush Sahu


Eric Stuhr

Ahmed Saeed












Service Level Objectives (SLO)

- 1. 99% "GET" RPCs completed in less than 10 μs (latency SLO)
- Maintain an average of 1 million requests per second (throughput SLO)





Service Level Objectives (SLO)

- 1. 99% "GET" RPCs completed in less than 10 μs (latency SLO)
- Maintain an average of 1 million requests per second (throughput SLO)

High Utilization

10-20% CPUs utilized in current datacenter servers leading to wastage of CPU cycles and energy

Core Allocation


Core Allocation

Ensure no wastage of CPU cores by dynamically allocating/parking cores based on incoming load.


Core Allocation

Ensure no wastage of CPU cores by dynamically allocating/parking cores based on incoming load.

Latency-critical



Scavenger Apps








Core Allocation

Ensure no wastage of CPU cores by dynamically allocating/parking cores based on incoming load.

Latency-critical



Scavenger Apps









Core Allocation

Ensure no wastage of CPU cores by dynamically allocating/parking cores based on incoming load.

Latency-critical



Scavenger Apps



Low Load




Credit-based Overload Controller

Avoid Congestion Collapse and ensure high performance by controlling admission of requests


Core Allocation

Ensure no wastage of CPU cores by dynamically allocating/parking cores based on incoming load.

Latency-critical



Scavenger Apps




Low Load



Credit-based Overload Controller

Avoid Congestion Collapse and ensure high performance by controlling admission of requests






Core Allocation

Ensure no wastage of CPU cores by dynamically allocating/parking cores based on incoming load.

Latency-critical



Scavenger Apps




Low Load



Credit-based Overload Controller

Avoid Congestion Collapse and ensure high performance by controlling admission of requests






Server

Incoming Queue




Server Application












Implementation	Simulation	Analytical




	Implementation	Simulation	Analytical
Proof of Performance			




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical		




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed
Complexity and Extensibility			




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed
Complexity and Extensibility	Hard		




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed
Complexity and Extensibility	Hard	Easy	




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed
Complexity and Extensibility	Hard	Easy	Hard




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed
Complexity and Extensibility	Hard	Easy	Hard
Realistic			




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed
Complexity and Extensibility	Hard	Easy	Hard
Realistic	Yes		



	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed
Complexity and Extensibility	Hard	Easy	Hard
Realistic	Yes	Simplified	




	Implementation	Simulation	Analytical
Proof of Performance	Only empirical	Statistical	Guaranteed
Complexity and Extensibility	Hard	Easy	Hard
Realistic	Yes	Simplified	Oversimplified



Definition: Using finite model checking to verify performance properties of a system that is modeled as logical predicates

Definition: Using finite model checking to verify performance properties of a system that is modeled as logical predicates

Use Satisfiability Modulo Theories Solvers (SMT Solvers) to find a possible scenario where a particular performance is met



Definition: Using finite model checking to verify performance properties of a system that is modeled as logical predicates

Use Satisfiability Modulo Theories Solvers (SMT Solvers) to find a possible scenario where a particular performance is met



Definition: Using finite model checking to verify performance properties of a system that is modeled as logical predicates


Use Satisfiability Modulo Theories Solvers (SMT Solvers) to find a possible scenario where a particular performance is met

Environment

SMT
Solver


Definition: Using finite model checking to verify performance properties of a system that is modeled as logical predicates

Use Satisfiability Modulo Theories Solvers (SMT Solvers) to find a possible scenario where a particular performance is met




Definition: Using finite model checking to verify performance properties of a system that is modeled as logical predicates

Use Satisfiability Modulo Theories Solvers (SMT Solvers) to find a possible scenario where a particular performance is met




Definition: Using finite model checking to verify performance properties of a system that is modeled as logical predicates


Use Satisfiability Modulo Theories Solvers (SMT Solvers) to find a possible scenario where a particular performance is met





Performance Verification


Definition: Using finite model checking to verify performance properties of a system that is modeled as logical predicates






















For every periodic timestep t_x


Define Boolean constraints for cumulative variables






For every periodic timestep t_x


Define Boolean constraints for cumulative variables






For every periodic timestep t_x


Define Boolean constraints for cumulative variables






For every periodic timestep t_x

Define Boolean constraints for cumulative variables







For every periodic timestep t_x


Define Boolean constraints for cumulative variables


 Let solver pick any valid trace between two discrete timesteps





 $Input(t_x) \ge Output(t_x)$











































Overload Control: Breakwater


Overload Control: Breakwater





Overload Control: Breakwater


























Methodology – Algorithms and Configuration

Methodology – Algorithms and Configuration

Compare 2 policies

- Static + Breakwater: Maximum cores are statically allocated for the application
- Shenango + Breakwater: Cores dynamically allocated based on Shenango's policy

Methodology – Algorithms and Configuration

Compare 2 policies

- Static + Breakwater: Maximum cores are statically allocated for the application
- Shenango + Breakwater: Cores dynamically allocated based on Shenango's policy

Basic Evaluation Configuration

- Trace Duration: 200 microseconds
- RTT: 20 microseconds
- Maximum cores available for app: 20
- Service time of requests: 1microsecond to 5 microseconds

Methodology - Performance Queries

Methodology - Performance Queries


Throughput Query: Given the load on a server, can **x** requests or lower be done over the entire trace **T**?

Methodology - Performance Queries


Throughput Query: Given the load on a server, can **x** requests or lower be done over the entire trace **T**?


Latency Query: Given the load on a server, can the maximum delay over the entire trace **T** be **y** microseconds or higher?






Low Load







Low Load

High Load







Low Load

High Load

Overload

- Static+Breakwater
- Shenango+Breakwater

 Use simulation with similar configurations to find traces that exhibit non-trivial worst-case behavior

- Use simulation with similar configurations to find traces that exhibit non-trivial worst-case behavior
- Traces eventually found would be hard to get without knowledge of performance guarantees provided by our tool

- Use simulation with similar configurations to find traces that exhibit non-trivial worst-case behavior
- Traces eventually found would be hard to get without knowledge of performance guarantees provided by our tool

CoreSync: Use partial proportionality to maintain credits available to clients based on number of cores allocated (ICNP 2025)

Conclusion

- Existing models are limited in analyzing performance tradeoffs in multicontroller servers in datacenters.
- We present a modular **performance verification** framework built on an SMT solver to provide non-trivial worst-case performance guarantees.
- Our tool is evaluated on *Shenango*, a core allocation algorithm, and *Breakwater*, an overload control algorithm, for establishing bounds on Throughput and Latency.



Conclusion

- Existing models are limited in analyzing performance tradeoffs in multicontroller servers in datacenters.
- We present a modular performance verification framework built on an SMT solver to provide non-trivial worst-case performance guarantees.
- Our tool is evaluated on *Shenango*, a core allocation algorithm, and *Breakwater*, an overload control algorithm, for establishing bounds on Throughput and Latency.

Thank You!

