



Project Digital Design



DSP48A1

Provided by

Saeed Nabawy

Submitted to

ENG / Kareem Waseem

Table of Contents

Introduction	4
Project Description	5
Parameter (Attributes)	7
Data Ports	8
Control Input Ports	8
Clock Enable Input Ports	9
Reset Input Ports	9
Cascade Ports	9
OPMODE Pin Descriptions	10
Modules	11
Pipeline_Mux	11
Pipeline_Mux Testbench 1.....	12
Simulation 1	12
Pipeline_Mux Testbench 2.....	13
Simulation 2	13
Pipeline_Mux Testbench 3.....	14
Simulation 3	14
Buffer	15
Buffer_Testbench	15
Simulation	15
RTL Code	16
Testbench	18
Do File	20
QuestaSim	20
Constrain File	21
Elaboration	22
Messages.....	22
Schematic	22

Synthesis	23
Messages.....	23
Utilization Report.....	23
Timing Report.....	24
Schematic	25
Implementation	26
Messages.....	26
Utilization Report.....	26
Timing Report	27
Device	27
Linting	28

Introduction

In this project, we explore the DSP48A1 slice, which is based on the DSP48A slice used in Extended Spartan-3A FPGAs. This component is very useful for implementing digital signal processing (DSP) algorithms efficiently. It helps reduce the use of general-purpose FPGA logic, which means lower power consumption, better performance, and smarter use of the FPGA's resources.


The DSP48A1 slice mainly includes three parts: an 18-bit input pre-adder, an 18x18 two's complement multiplier, and a 48-bit adder/subtractor/accumulator. These functions are essential in many DSP applications. It also has some advanced features like programmable pipelining and a 48-bit internal bus, which allows it to connect with other DSP slices for higher throughput and scalability.


One of the standout features is that the output from one DSP48A1 slice can be directly connected to the next without going through the FPGA's general routing. This makes it especially powerful for building DSP filters. Also, the slice supports cascading input streams and using multiple inputs (like from ports C and D) to perform more complex operations with fewer resources, which is great for optimizing performance in things like symmetric filters and multi-input arithmetic operations.

Project Description

The Spartan-6 family offers a high ratio of DSP48A1 slices to logic, making it ideal for math-intensive applications. Design DSP48A1 slice of the spartan6 FPGAs. The testbench for this design can be challenging so use directed test patterns whenever needed to verify the design and either have expected value to compare with in the testbench or check the result from the waveforms.

Use do file to run the Questasim flow.





UG389_c1_03_111411

Parameter (Attributes)

Parameter	Function
A0REG, A1REG, B0REG, and B1REG	The A0REG, A1REG, B0REG, and B1REG attributes can take values of 0 or 1. these values define the number of pipeline registers in the A and B input paths. A0REG defaults to 0 (no register). A1REG defaults to 1 (register). B0REG defaults to 0 (no register) B1REG defaults to 1 (register). A0 and B0 are the first stages of the pipelines. A1 and B1 are the second stages of the pipelines
CREG, DREG, MREG, PREG, CARRYINREG, CARRYOUTREG, and OPMODEREG	These attributes can take a value of 0 or 1. The number defines the number of pipeline stages. Default: 1 (registered)
CARRYINSEL	The CARRYINSEL attribute is used in the carry cascade input, either the CARRYIN input will be considered or the value of opcode[5]. This attribute can be set to the string CARRYIN or OPMODE5. Default: OPMODE5. Tie the output of the mux to 0 if none of these string values exist.
B_INPUT	The B_INPUT attribute defines whether the input to the B port is routed from the B input (attribute = DIRECT) or the cascaded input (BCIN) from the previous DSP48A1 slice (attribute = CASCADE). Default: DIRECT. Tie the output of the mux to 0 if none of these string values exist.
RSTTYPE	The RSTTYPE attribute selects whether all resets for the DSP48A1 slice should have a synchronous or asynchronous reset capability. This attribute can be set to ASYNC or SYNC. Default: SYNC.

Data Ports

Signal Name	Function
A	18-bit data input to multiplier, and optionally to post-adder/subtractor depending on the value of OPMODE[1:0].
B	18-bit data input to pre-adder/subtractor, to multiplier depending on OPMODE[4], or to post-adder/subtractor depending on OPMODE[1:0].
C	48-bit data input to post-adder/subtractor.
D	18-bit data input to pre-adder/subtractor. D[11:0] are concatenated with A and B and optionally sent to post-adder/subtractor depending on the value of OPMODE[1:0].
CARRYIN	carry input to the post-adder/subtractor
M	36-bit buffered multiplier data output, routable to the FPGA logic. It is either the output of the M register (MREG = 1) or the direct output of the multiplier (MREG = 0).
P	Primary data output from the post-adder/subtractor. It is either the output of the P register (PREG = 1) or the direct output of the post-adder/subtractor (PREG = 0).
CARRYOUT	Cascade carry out signal from post-adder/subtractor. It can be registered in (CARRYOUTREG = 1) or unregistered (CARRYOUTREG = 0). This output is to be connected only to CARRYIN of adjacent DSP48A1 if multiple DSP blocks are used.
CARRYOUTF	Carry out signal from post-adder/subtractor for use in the FPGA logic. It is a copy of the CARRYOUT signal that can be routed to the user logic.

Control Input Ports

Signal Name	Function
CLK	DSP clock
OPMODE	Control input to select the arithmetic operations of the DSP48A1 slice.

Clock Enable Input Ports

Signal Name	Function
CEA	Clock enable for the A port registers: (A0REG & A1REG).
CEB	Clock enable for the B port registers: (B0REG & B1REG).
CEC	Clock enable for the C port registers (CREG).
CECARRYIN	Clock enable for the carry-in register (CYI) and the carry-out register (CYO).
CED	Clock enable for the D port register (DREG).
CEM	Clock enable for the multiplier register (MREG).
CEOPMODE	Clock enable for the opmode register (OPMODEREG).
CEP	Clock enable for the P output port registers (PREG = 1).

Reset Input Ports

All the resets are active high reset. They are either sync or async depending on the parameter RSTTYPE.

Signal Name	Function
RSTA	Reset for the A registers: (A0REG & A1REG).
RSTB	Reset for the B registers: (B0REG & B1REG).
RSTC	Reset for the C registers (CREG).
RSTCARRYIN	Reset for the carry-in register (CYI) and the carry-out register (CYO).
RSTD	Reset for the D register (DREG).
RSTM	Reset for the multiplier register (MREG).
RSTOPMODE	Reset for the opmode register (OPMODEREG).
RSTP	Reset for the P output registers (PREG = 1).

Cascade Ports

Signal Name	Function
BCOUT	Cascade output for Port B.
PCIN	Cascade input for Port P.
PCOUT	Cascade output for Port P.

OPMODE Pin Descriptions

Signal Name	Function
OPMODE[1:0]	<p>Specifies the source of the X input to the post-adder/subtractor</p> <p>0 – Specifies to place all zeros (disable the post-adder/subtractor and propagate the Z result to P)</p> <p>1 – Use the multiplier product</p> <p>2 – Use the P output signal (accumulator)</p> <p>3 – Use the concatenated D:A:B input signals</p>
OPMODE[3:2]	<p>Specifies the source of the Z input to the post-adder/subtractor</p> <p>0 – Specifies to place all zeros (disable the post-adder/subtractor and propagate the multiplier product or other X result to P)</p> <p>1 – Use the PCIN</p> <p>2 – Use the P output signal (accumulator)</p> <p>3 – Use the C port</p>
OPMODE[4]	<p>Specifies the use of the pre-adder/subtractor</p> <p>0 – Bypass the pre-adder supplying the data on port B directly to the multiplier</p> <p>1 – Selects to use the pre-adder adding or subtracting the values on the B and D ports prior to the multiplier</p>
OPMODE[5]	<p>Forces a value on the carry input of the carry-in register (CYI) or direct to the CIN to the post-adder. Only applicable when CARRYINSEL = OPMODE5</p>
OPMODE[6]	<p>Specifies whether the pre-adder/subtractor is an adder or subtracter</p> <p>0 – Specifies pre-adder/subtractor to perform an addition operation</p> <p>1 – Specifies pre-adder/subtractor to perform a subtraction operation (D-B)</p>
OPMODE[7]	<p>Specifies whether the post-adder/subtractor is an adder or subtracter</p> <p>0 – Specifies post-adder/subtractor to perform an addition operation</p> <p>1 – Specifies post-adder/subtractor to perform a subtraction operation (Z-(X+CIN))</p>

Modules

Pipeline_Mux


```
● ● ●

1  module Pipeline_Mux(in,clk,out,en,rst);
2
3      parameter WIDTH = 18;
4      parameter PIPELINE_ENABLE = 1;
5      parameter RSTTYPE = "SYNC";
6
7      input [WIDTH-1 : 0] in;
8      input clk , en , rst;
9      output reg [WIDTH-1 : 0] out;
10
11     generate
12         if(PIPELINE_ENABLE) begin
13             if(RSTTYPE == "SYNC") begin
14                 always @(posedge clk) begin
15                     if(rst) begin
16                         out <= 0;
17                     end
18                     else if(en) begin
19                         out <= in;
20                     end
21                 end
22             end
23             else begin
24                 always @(posedge clk or posedge rst) begin
25                     if(rst) begin
26                         out <= 0;
27                     end
28                     else if(en) begin
29                         out <= in;
30                     end
31                 end
32             end
33         end
34         else begin
35             always @(*) begin
36                 out = in;
37             end
38         end
39     endgenerate
40
41 endmodule
```

Pipeline_Mux Testbench 1

```
1 module Pipeline_Mux_tb1();
2
3 reg [3 : 0] in;
4 reg clk, en , rst;
5 wire [3 : 0] out;
6 reg [3 : 0] out_expected;
7
8 Pipeline_Mux #(.WIDTH(4),.PIPELINE_ENABLE(1),.RSTTYPE("SYNC")) pm(.in(in),.clk(clk),.en(en) , .rst(rst),.out(out));
9
10 initial begin
11     clk = 0;
12     in = 0;
13     out_expected = 0;
14     forever begin
15         #1 clk = ~clk;
16     end
17 end
18
19 integer i;
20 initial begin
21     rst = 1;
22     @(posedge clk);
23     rst = 0;
24     for(i = 0 ; i < 100 ; i = i+1) begin
25         in = $random;
26         en = $random;
27         @(posedge clk);
28         if(en) begin
29             out_expected = in;
30         end
31         else begin
32             out_expected = 0;
33         end
34     end
35     $stop;
36 end
37
38 always @(negedge clk) begin
39     if(out != out_expected) begin
40         $display("Error: out = %b, expected %b", out, out_expected);
41         $stop;
42     end
43 end
44 endmodule
```


Simulation 1



Pipeline_Mux Testbench 2

```
● ○ ●
1 module Pipeline_Mux_tb2();
2
3 reg [3 : 0] in;
4 reg clk, en , rst;
5 wire [3 : 0] out;
6 reg [3 : 0] out_expected;
7
8 Pipeline_Mux #( .WIDTH(4), .PIPELINE_ENABLE(1), .RSTTYPE("ASYNC")) pm(.in(in),.clk(clk),.en(en) , .rst(rst),.out(out));
9
10 initial begin
11     clk = 0;
12     in = 0;
13     out_expected = 0;
14     en = 0;
15     forever begin
16         #1 clk = ~clk;
17     end
18 end
19
20 integer i;
21 initial begin
22     rst = 1;
23     @(posedge clk);
24     rst = 0;
25     for(i = 0 ; i < 100 ; i = i+1) begin
26         in = $random;
27         en = $random;
28         @(posedge clk);
29         if(en) begin
30             out_expected = in;
31         end
32         else begin
33             out_expected = 0;
34         end
35     end
36     $stop;
37 end
38
39 always @(negedge clk) begin
40     if(out != out_expected) begin
41         $display("Error: out = %b, expected %b", out, out_expected);
42         $stop;
43     end
44 end
45 endmodule
```


Simulation 2



Pipeline_Mux Testbench 3

```
1 module Pipeline_Mux_tb3();
2
3     reg [3 : 0] in;
4     reg clk, en , rst;
5     wire [3 : 0] out;
6     reg [3 : 0] out_expected;
7
8     Pipeline_Mux #( .WIDTH(4), .PIPELINE_ENABLE(0), .RSTTYPE("SYNC")) pm(.in(in),.clk(clk),.en(en) , .rst(rst),.out(out));
9
10
11    integer i;
12    initial begin
13        rst = 1;
14        in = 0; en = 0; out_expected=0;
15        #5;
16        rst = 0;
17        for(i = 0 ; i < 100 ; i = i+1) begin
18            in = $random;
19            en = $random;
20            out_expected = in;
21            #2;
22        end
23        $stop;
24    end
25
26    always @(in) begin
27        #1;
28        if(out != out_expected) begin
29            $display("Error: out = %b, expected %b", out, out_expected);
30            $stop;
31        end
32    end
33 endmodule
```

Simulation 3




Buffer



```
1 module Buffer(in,enable,out);
2
3   parameter WIDTH = 36;
4
5   input [WIDTH-1:0] in;
6   input enable;
7   output [WIDTH-1:0] out;
8
9   assign out = enable ? in : {WIDTH{1'b0}};
10 endmodule
```

Buffer_Testbench



```
1 module Buffer_tb();
2
3   reg [35:0] in;
4   reg enable;
5   wire [35:0] out;
6
7   Buffer bf(.in(in),.enable(enable),.out(out));
8
9   integer i;
10  initial begin
11    enable = 0;
12    #1;
13
14    enable = 1;
15    for(i = 0 ; i < 75 ; i = i + 1) begin
16      in = $random;
17      #1;
18    end
19    $stop;
20  end
21
22 endmodule
```

Simulation



RTL Code

```
1  module DSP #(A,B,D,C,PCIN,BCIN,CARRYIN,CARRYOUT,CARRYOUTF,
2    clk, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP,
3    RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
4    OPMODE,M,P,BCOUT,PCOUT
5  );
6
7  parameter A0REG = 0; parameter A1REG = 1; parameter B0REG = 0; parameter B1REG = 1;
8  parameter CREG = 1; parameter DREG = 1; parameter MREG = 1; parameter PREG = 1;
9  parameter CARRYINREG = 1; parameter CARRYOUTREG = 1; parameter OPMODREG = 1;
10 // OR --> "CARRYIN"
11 parameter CARRYINSEL = "OPMODS";
12 // OR --> "CASCADE"
13 parameter B_INPUT = "DIRECT";
14 // OR --> "ASYNC"
15 parameter RSTTYPE = "SYNC";
16
17
18 input [17:0] A,B,D;
19 input [47:0] C;
20 input [47:0] PCIN;
21 input [17:0] BCIN;
22 input clk, CARRYIN,CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
23 input RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
24 input [7:0] OPMODE;
25 output [35:0] M;
26 output [47:0] P;
27 output [17:0] BCOUT;
28 output [47:0] PCOUT;
29 output CARRYOUT,CARRYOUTF;
30
31 wire [17:0] w0, w1, w2, w3, w7, w8;
32 reg [17:0] w5, w6;
33 reg [47:0] w9, x_select, z_select, w14;
34 wire [35:0] w10,w12;
35 wire [47:0] w4;
36 wire op1, op2, op3, op6;
37 wire [1:0] op4, op5;
38 reg w15;
39 wire w11,w13_CIN;
40
41 generate
42   // -----> Stage 0 <-----+
43   assign w0 = (B_INPUT == "DIRECT")? B : BCIN;
44
45   // -----> Stage 1 <-----+
46   Pipeline_Mux #(.WIDTH(18), .PIPELINE_ENABLE(DREG), .RSTTYPE(RSTTYPE))
47   D_REG (.in(D), .clk(clk), .en(CEA), .rst(RSTD), .out(w1));
48
49   Pipeline_Mux #(.WIDTH(18), .PIPELINE_ENABLE(B0REG), .RSTTYPE(RSTTYPE))
50   B0_REG (.in(w0), .clk(clk), .en(CEB), .rst(RSTB), .out(w2));
51
52   Pipeline_Mux #(.WIDTH(18), .PIPELINE_ENABLE(A0REG), .RSTTYPE(RSTTYPE))
53   A0_REG (.in(A), .clk(clk), .en(CEA), .rst(RSTA), .out(w3));
54
55   Pipeline_Mux #(.WIDTH(48), .PIPELINE_ENABLE(CREG), .RSTTYPE(RSTTYPE))
56   C_REG (.in(C), .clk(clk), .en(CEC), .rst(RSTC), .out(w4));
57
58   // -----> Bottom Stage <-----+
59   Pipeline_Mux #(.WIDTH(1), .PIPELINE_ENABLE(OPMODREG), .RSTTYPE(RSTTYPE))
60   OP1_REG (.in(OPMODE[6]), .clk(clk), .en(CEOPMODE), .rst(RSTOPMODE), .out(op1));
61
62   Pipeline_Mux #(.WIDTH(1), .PIPELINE_ENABLE(OPMODREG), .RSTTYPE(RSTTYPE))
63   OP2_REG (.in(OPMODE[4]), .clk(clk), .en(CEOPMODE), .rst(RSTOPMODE), .out(op2));
64
65   Pipeline_Mux #(.WIDTH(1), .PIPELINE_ENABLE(OPMODREG), .RSTTYPE(RSTTYPE))
66   OP3_REG (.in(OPMODE[5]), .clk(clk), .en(CEOPMODE), .rst(RSTOPMODE), .out(op3));
67
68   Pipeline_Mux #(.WIDTH(2), .PIPELINE_ENABLE(OPMODREG), .RSTTYPE(RSTTYPE))
69   OP4_REG (.in(OPMODE[1:0]), .clk(clk), .en(CEOPMODE), .rst(RSTOPMODE), .out(op4));
70
71   Pipeline_Mux #(.WIDTH(2), .PIPELINE_ENABLE(OPMODREG), .RSTTYPE(RSTTYPE))
72   OP5_REG (.in(OPMODE[3:2]), .clk(clk), .en(CEOPMODE), .rst(RSTOPMODE), .out(op5));
73
74   Pipeline_Mux #(.WIDTH(1), .PIPELINE_ENABLE(OPMODREG), .RSTTYPE(RSTTYPE))
75   OP6_REG (.in(OPMODE[7]), .clk(clk), .en(CEOPMODE), .rst(RSTOPMODE), .out(op6));
76
77   // -----> Stage 2 <-----+
78   always @(*) begin
79     if(op1) begin
80       w5 = w1 - w2;
81     end
82     else begin
83       w5 = w1 + w2;
84     end
85   end
86   always @(*) begin
87     if(op2) begin
88       w6 = w5;
89     end
90     else begin
91       w6 = w2;
92     end
93   end
```

```

1      // -----> Stage 3 <-----+
2      Pipeline_Mux #( .WIDTH(18), .PIPELINE_ENABLE(B1REG), .RSTTYPE(RSTTYPE))
3      B1_REG (.in(w6), .clk(clk), .en(CEB), .rst(RSTB), .out(w7));
4
5      Pipeline_Mux #( .WIDTH(18), .PIPELINE_ENABLE(A1REG), .RSTTYPE(RSTTYPE))
6      A1_REG (.in(w3), .clk(clk), .en(CEA), .rst(RSTA), .out(w8));
7
8      always @(*) begin
9          w9 = {w1[11:0],w8,w7};
10     end
11
12    assign w10 = w7 * w8;
13    assign BCOUT = w7;
14
15    assign w11 = (CARRYINSEL == "OPMOD5")? op3 : CARRYIN;
16
17    // -----> Stage 4 <-----+
18    Pipeline_Mux #( .WIDTH(36), .PIPELINE_ENABLE(MREG), .RSTTYPE(RSTTYPE))
19    M_REG (.in(w10), .clk(clk), .en(CEM), .rst(RSTM), .out(w12));
20
21    Pipeline_Mux #( .WIDTH(1), .PIPELINE_ENABLE(CARRYINREG), .RSTTYPE(RSTTYPE))
22    CYI_REG (.in(w11), .clk(clk), .en(CECARRYIN), .rst(RSTCARRYIN), .out(w13_CIN));
23
24    Buffer M_BUF (.in(w12),.enable(1),.out(M));
25
26    // -----> Stage 5 <-----+
27    always @(*) begin
28        case(op4)
29            2'b00 : x_select = 0;
30            2'b01 : x_select = w12;
31            2'b10 : x_select = P;
32            2'b11 : x_select = w9;
33        endcase
34    end
35
36    always @(*) begin
37        case(op5)
38            2'b00 : z_select = 0;
39            2'b01 : z_select = PCIN;
40            2'b10 : z_select = P;
41            2'b11 : z_select = w4;
42        endcase
43    end
44
45    // -----> Stage 6 <-----+
46    always @(*) begin
47        if(op6) begin
48            {w15,w14} = z_select - (x_select+w13_CIN);
49        end
50        else begin
51            {w15,w14} = z_select + x_select + w13_CIN;
52        end
53    end
54
55    Pipeline_Mux #( .WIDTH(1), .PIPELINE_ENABLE(CARRYOUTREG), .RSTTYPE(RSTTYPE))
56    CYO_REG (.in(w15), .clk(clk), .en(CECARRYIN), .rst(RSTCARRYIN), .out(CARRYOUT));
57
58    assign CARRYOUTF = CARRYOUT;
59
60    Pipeline_Mux #( .WIDTH(48), .PIPELINE_ENABLE(PREG), .RSTTYPE(RSTTYPE))
61    P_REG (.in(w14), .clk(clk), .en(CEP), .rst(RSTP), .out(P));
62
63    assign PCOUT = P;
64
65    endgenerate
66 endmodule

```

Testbench


```
1 module DSP_tb();
2
3 reg [17:0] A, B, D;
4 reg [47:0] C;
5 reg [47:0] PCIN;
6 reg [17:0] BCIN;
7 reg clk, CARRYIN;
8 reg CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
9 reg RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
10 reg [7:0] OPMODE;
11 wire [35:0] M;
12 wire [47:0] P;
13 wire [17:0] BCOUT;
14 wire [47:0] PCOUT;
15 wire CARRYOUT, CARRYOUTF;
16
17 reg [35:0] M_expected;
18 reg [47:0] P_expected;
19 reg [17:0] BCOUT_expected;
20 reg [47:0] PCOUT_expected;
21 reg CARRYOUT_expected, CARRYOUTF_expected;
22
23 DSP dut(
24     .A(A), .B(B), .D(D), .C(C), .PCIN(PCIN), .BCIN(BCIN),
25     .CARRYIN(CARRYIN), .CARRYOUT(CARRYOUT), .CARRYOUTF(CARRYOUTF),
26     .clk(clk),
27     .CEA(CEA), .CEB(CEB), .CEC(CEC), .CECARRYIN(CECARRYIN),
28     .CED(CED), .CEM(CEM), .CEOPMODE(CEOPMODE), .CEP(CEP),
29     .RSTA(RSTA), .RSTB(RSTB), .RSTC(RSTC), .RSTCARRYIN(RSTCARRYIN),
30     .RSTD(RSTD), .RSTM(RSTM), .RSTOPMODE(RSTOPMODE), .RSTP(RSTP),
31     .OPMODE(OPMODE), .M(M), .P(P), .BCOUT(BCOUT), .PCOUT(PCOUT)
32 );
33
34 initial begin
35     clk = 0;
36     forever begin
37         #1 clk = ~clk;
38     end
39 end
40
41 initial begin
42     // Test 1
43     RSTA = 1; RSTB = 1; RSTC = 1;
44     RSTD = 1; RSTM = 1; RSTP = 1;
45     RSTOPMODE = 1; RSTCARRYIN = 1;
46
47     A = $random; B = $random; C = $random; D = $random;
48     CARRYIN = $random; PCIN = $random; BCIN = $random;
49     CEA = $random; CEB = $random; CEC = $random; CECARRYIN = $random;
50     CED = $random; CEM = $random; CEOPMODE = $random; CEP = $random;
51     OPMODE = $random;
52
53     M_expected = 0; P_expected = 0;
54     BCOUT_expected = 0; PCOUT_expected = 0;
55     CARRYOUT_expected = 0; CARRYOUTF_expected = 0;
56
57     @(negedge clk);
58
59     if ({M_expected, P_expected, BCOUT_expected, PCOUT_expected, CARRYOUT_expected, CARRYOUTF_expected} != {M, P, BCOUT, PCOUT, CARRYOUT, CARRYOUTF}) begin
60         $display("ERROR: Initial values not zero");
61         $stop;
62     end
63
64     // Test 2
65     RSTA = 0; RSTB = 0; RSTC = 0;
66     RSTD = 0; RSTM = 0; RSTP = 0;
67     RSTOPMODE = 0; RSTCARRYIN = 0;
68
69     CEA = 1; CEB = 1; CEC = 1; CECARRYIN = 1; CED = 1; CEM = 1;
70     CEOPMODE = 1; CEP = 1;
71
72     OPMODE = 8'b11011101;
73     A = 20; B = 10; C = 350; D = 25;
74     BCIN = $random; PCIN = $random; CARRYIN = $random;
75     @(negedge clk);
76     @(negedge clk);
77     @(negedge clk);
78     @(negedge clk);
79     @(negedge clk);
80     M_expected = 'h12c; P_expected = 'h32;
81     BCOUT_expected = 'hf; PCOUT_expected = 'h32;
82     CARRYOUT_expected = 0; CARRYOUTF_expected = 0;
83
84     if ({M_expected, P_expected, BCOUT_expected, PCOUT_expected, CARRYOUT_expected , CARRYOUTF_expected} != {M, P, BCOUT, PCOUT, CARRYOUT , CARRYOUTF}) begin
85         $display("ERROR: Initial values not zero");
86         $stop;
87     end
88
89 end
```

```
1 // Test 3
2 OPMODE = 8'b00010000;
3 A = 20; B = 10; C = 350; D = 25;
4 BCIN = $random; PCIN = $random; CARRYIN = $random;
5 @(negedge clk);
6 @(negedge clk);
7 @(negedge clk);
8 M_expected = 'h2bc; P_expected = 0;
9 BCOUT_expected = 'h23; PCOUT_expected = 0;
10 CARRYOUT_expected = 0; CARRYOUTF_expected = 0;
11 @(negedge clk);
12
13 if({M_expected,P_expected,BCOUT_expected,PCOUT_expected,CARRYOUT_expected,CARRYOUTF_expected} != {M,P,BCOUT,PCOUT,CARRYOUT,CARRYOUTF}) begin
14     $display("ERROR: Initial values not zero");
15     $stop;
16 end
17
18 // Test 4
19 OPMODE = 8'b00001010;
20 A = 20; B = 10; C = 350; D = 25;
21 BCIN = $random; PCIN = $random; CARRYIN = $random;
22 @(negedge clk);
23 @(negedge clk);
24 @(negedge clk);
25 M_expected = 'hc8; P_expected = 0;
26 BCOUT_expected = 'ha; PCOUT_expected = 0;
27 CARRYOUT_expected = 0; CARRYOUTF_expected = 0;
28 @(negedge clk);
29
30 if({M_expected,P_expected,BCOUT_expected,PCOUT_expected,CARRYOUT_expected,CARRYOUTF_expected} != {M,P,BCOUT,PCOUT,CARRYOUT,CARRYOUTF}) begin
31     $display("ERROR: Initial values not zero");
32     $stop;
33 end
34
35 // Test 5
36 OPMODE = 8'b10100111;
37 A = 5; B = 6; C = 350; D = 25; PCIN = 3000;
38 BCIN = $random; CARRYIN = $random;
39 @(negedge clk);
40 @(negedge clk);
41 @(negedge clk);
42 @(negedge clk);
43 M_expected = 'h1e; P_expected = 'hfe6ffffec0bb1;
44 BCOUT_expected = 'h6; PCOUT_expected = 'hfe6ffffec0bb1;
45 CARRYOUT_expected = 1; CARRYOUTF_expected = 1;
46 @(negedge clk);
47
48 if({M_expected,P_expected,BCOUT_expected,PCOUT_expected,CARRYOUT_expected,CARRYOUTF_expected} != {M,P,BCOUT,PCOUT,CARRYOUT,CARRYOUTF}) begin
49     $display("ERROR: Initial values not zero");
50     $stop;
51 end
52
53 $stop;
54 end
55 endmodule
56
57
```

Do File

```
1 vlib work
2 vlog Buffer.v Pipeline_Mux.v DSP.v DSP_tb.v
3 vsim -voptargs+=acc work.DSP_tb
4 add wave *
5 run -all
6 #quit -sim
```


QuestaSim




Constrain File

Elaboration

Messages




Schematic



Synthesis


Messages



The screenshot shows the Vivado Tcl Console window with the 'Messages' tab selected. The console output is filtered to show only 'Warning' and 'Info' messages. The 'Info' filter is checked. The output details the synthesis process, including license acquisition, module synthesis, and various warnings related to constraints, shared resources, and optimization.

```
Tcl Console Messages Log Reports Design Runs Debug
? - X
Search Filter Show All
Vivado Commands (3 infos)
  General Messages (3 infos)
    [IP_Flow 19-234] Refreshing IP repositories
    [IP_Flow 19-1704] No user IP repositories specified
    [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
  Synthesis (42 warnings, 33 infos)
    [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
    [Synth 8-6157] synthesizing module 'DSP [DSP.v.1]' (7 more like this)
    [Synth 8-6155] done synthesizing module 'Pipeline_Mux' (#1) [Pipeline_Mux.v.1] (7 more like this)
    [Synth 8-3331] design Pipeline_Mux_parameterized0 has unconnected port clk (40 more like this)
    [Device 21-403] Loading part xc7a200tfg1156-3
    [Project 1-238] Implementation specific constraints were found while reading constraint file [D:/Summer2025/Digital_Design/Project_1/Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [XilDSP_propimpl.xdc].
      Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
    [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [DSP.v.79]
    [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [Pipeline_Mux.v.16]
    [Project 1-571] Translating synthesized netlist
    [Netlist 29-17] Analyzing 220 Unisim elements for replacement
    [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
    [Project 1-570] Preparing netlist for logic optimization (1 more like this)
    [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
    [Project 1-111] Unisim Transformation Summary:
      No Unisim elements were transformed. (1 more like this)
    [Common 17-83] Releasing license: Synthesis
    [Constraint 18-5210] No constraint will be written out.
    [Common 17-1381] The checkpoint D:/Summer2025/Digital_Design/Project_1/Vivado/project_2/project_2/runs/synth_1/DSP.dcp has been generated.
    [runutil-4] Executing : report_utilization -file DSP_utilization_synth.rpt -pb DSP_utilization_synth.pb
    [Common 17-206] Exiting Vivado at Mon Jul 28 21:03:53 2025
```

Utilization Report



Timing Report

Tcl Console Messages Log Reports Design Runs **Timing** x Utilization ? - □ ✎

Design Timing Summary


General Information
Timer Settings
Design Timing Summary
Clock Summary (1)
Check Timing (326)
Intra-Clock Paths
Inter-Clock Paths
Other Path Groups
User Ignored Paths
Unconstrained Paths

Timing Summary - timing_1

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.213 ns	Worst Hold Slack (WHS): 0.182 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 106	Total Number of Endpoints: 106	Total Number of Endpoints: 162


All user specified timing constraints are met.

Schematic



Implementation


Messages




The screenshot shows the 'Messages' tab in the Vivado IDE. The 'Synthesis' section contains 42 warnings and 33 infos. Key warnings include:

- [IP_Flow 19-234] Refreshing IP repositories
- [IP_Flow 19-1704] No user IP repositories specified
- [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'
- [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
- [Synth 8-6157] synthesizing module DSP [DSP.v1]
- [Synth 8-6155] done synthesizing module Pipeline_Mux (#1) [Pipeline_Mux.v1]
- [Synth 8-3331] design Pipeline_Mux_parameterized0 has unconnected port clk (40 more like this)
- [Device 21-403] Loading part xc7a200tfg1156-3
- [Project 1-238] Implementation specific constraints were found while reading constraint file [D:/Summer2025/Digital_Design/Project_1/Constraints_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [XilDSP_propimpl.xdc]. Resolution: To avoid this warning, move constraints listed in [Undefined] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
- [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [DSP.v79]
- [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [Pipeline_Mux.v16]
- [Project 1-571] Translating synthesized netlist
- [Netlist 29-17] Analyzing 220 Unisim elements for replacement
- [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
- [Project 1-570] Preparing netlist for logic optimization (1 more like this)
- [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
- [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed. (1 more like this)
- [Common 17-83] Releasing license: Synthesis
- [Constraint 18-5210] No constraint will be written out.
- [Common 17-1381] The checkpoint D:/Summer2025/Digital_Design/Project_1/Vivado/project_2/runs/synth_1/DSP.dcp' has been generated.
- [runctd-4] Executing : report_utilization -file DSP_utilization_synth.rpt -pb DSP_utilization_synth.pb
- [Common 17-208] Exiting Vivado at Mon Jul 21 10:02:2025


Utilization Report



Timing Report



Device



Linting

The screenshot shows a digital design tool interface with the following components:

- Module Code Editor:** Displays Verilog-like module code for a DSP module. The code includes parameters for A0REG, A1REG, B0REG, B1REG, CREG, DREG, MREG, PREG, CARRYINREG, CARRYOUTREG, OPMODREG, and various input ports (A, B, D, C).
- Lint Summary:** A table showing the count of resolved, warning, and info messages.
- Lint Checks:** A table listing specific lint errors found in the code, categorized by severity (Warning or Info), status (Waved, Fixed, Pending, Unspecified, Bug, Verified), and check name (e.g., tristate_not_at_top_level, condition_const, parameter_name_duplicate).

Name	Count
Resolved(verified, fixed, ...)	7
Warning	1
Info	6

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARCS Reference
Warning	Waved	tristate_not_at_top_level		Tristate bus is not described in the top level of the de...	Buffer	Rtl Design Style	resolved	unassigned	
Info	Fixed	condition_const		Condition expression is a constant. Module DSP, File ...	DSP	Rtl Design Style	resolved	unassigned	
Info	Pending	condition_const		Condition expression is a constant. Module DSP, File ...	DSP	Rtl Design Style	resolved	unassigned	
Info	Unspecified	parameter_name_duplicate		Same parameter name is used in more than one mod...	Buffer	Nomenclature...	resolved	unassigned	1.14.3, 3.2.2.2
Info	Bug	parameter_name_duplicate		Same parameter name is used in more than one mod...	DSP	Nomenclature...	resolved	unassigned	1.14.3, 3.2.2.2