


FIFO DIGITAL DESIGN

DESIGN & VERIFICATION PROJECT



Contents

Introduction	3
Design Specifications	4
Bugs are Fixed	5
Verification Plan	7
Design Code & Assertion	8
Interface	10
FIFO Top	11
FIFO Testbench	12
FIFO Transaction	13
FIFO Shared Package	13
FIFO Coverage	14
FIFO Scoreboard	15
FIFO Monitor	16
Do File	17
Questa Sim Snippets	18
Assertion Coverage QuestaSim	19
Assertion Coverage Report	20
Functional Coverage QuestaSim	21
Functional Coverage Report	21
Code Coverage	24
Interface Toggle	24
Branch Cover	25
Condition Cover	26
Statement Cover	29
Toggle Cover	30


Introduction

In modern digital systems, efficient data transfer between subsystems operating at the same clock frequency is essential for maintaining throughput and reliability. A First-In First-Out (FIFO) buffer serves as a fundamental building block for this purpose, enabling sequential data storage and retrieval while preventing data loss during burst transfers or mismatched processing rates. This project focuses on the design and verification of a **Synchronous FIFO**, which operates under a single clock domain and ensures predictable, cycle-accurate data handling.

The FIFO module is parameterized by **FIFO_WIDTH** (default: 16) and **FIFO_DEPTH** (default: 8), offering flexibility in adapting to different system requirements. Its architecture incorporates critical control signals and status flags, including *full*, *almost full*, *empty*, *almost empty*, *overflow*, *underflow*, and *write acknowledgment*, which collectively guarantee robust data integrity under varying operational conditions.

To validate the design, a structured **verification environment** is implemented using SystemVerilog. The testbench employs randomized stimulus generation, functional coverage collection, scoreboarding, and assertion-based verification to ensure compliance with the specified requirements. Key verification objectives include validating reset behavior, pointer wraparound, status flag correctness, and robust handling of boundary conditions such as simultaneous read and write operations. The process also emphasizes achieving **100% code coverage, functional coverage, and assertion coverage** to guarantee design correctness and completeness.

Through this project, both the design and verification perspectives of a synchronous FIFO are explored, highlighting practical techniques for building reusable verification components and ensuring reliable RTL implementation. The outcome not only demonstrates the correct functionality of the FIFO but also reinforces best practices in modern hardware verification methodologies.



FIFO

Parameters: WIDTH=16, DEPTH=8

Design Specifications

Parameters

- FIFO_WIDTH: DATA in/out and memory word width (default: 16)
- FIFO_DEPTH: Memory depth (default: 8)

Ports

Port	Direction	Function
data_in	Input	Write Data: The input data bus used when writing the FIFO.
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO
rd_en		Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO
clk		Clock signal
rst_n		Active low asynchronous reset
data_out	Output	Read Data: The sequential output data bus used when reading from the FIFO.
full		Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.
almostempty		Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty.
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO.
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.

Bugs are Fixed

```
1 always @(posedge if_c.clk or negedge if_c.rst_n) begin
2     if (!if_c.rst_n) begin
3         wr_ptr <= 0;
4         if_c.overflow <= 0; //fix
5         if_c.wr_ack <= 0; //fix
6     end
```

Overflow flag an wr_ack flag should be zero when the reset is asserted

```
1 else if(if_c.empty && if_c.rd_en) begin //fix
2             if_c.underflow <= 1;
3         end
4     else begin
5             if_c.underflow <= 0;
6     end
```

Underflow flag should be non blocking assign in the always block



```
1  else if( {if_c.wr_en, if_c.rd_en} == 2'b11) begin //fix
2      if(if_c.full)
3          count <= count - 1;
4      else if(if_c.empty)
5          count <= count + 1;
6      else
7          count <= count;
8  end
```

Handling the case of wr_en and rd_en are ones



```
1  assign if_c.almostfull = (count == if_c.FIFO_DEPTH-1)? 1 : 0; // almost full when one space is left not two
```

Almostfull flag will be high when *one space is left not two*

Verification Plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	<p>when <code>rst_n</code> is asserted the <code>data_out</code> signal will be zero and <code>wr_ack</code> flag will be low, <code>overflowflag</code> will be low, <code>full</code> flag will be low, <code>empty</code> flag will be high, <code>almostfull</code> flag will be low, <code>almostempty</code> flag will be low, <code>underflow</code> flag will be low</p>	Directed at the start of simulation	<p><code>\$wr_en_cp</code> that cover the value of <code>wr_en</code> in 2 bins 1- zero : that cover the zero value of <code>wr_en</code> 2- one : that cover the one value of <code>wr_en</code></p> <p><code>\$rd_en_cp</code> that cover the value of <code>rd_en</code> in 2 bins 1- zero : that cover the zero value of <code>rd_en</code> 2- one : that cover the one value of <code>rd_en</code></p> <p><code>\$underflow_cp</code> that cover the value of <code>underflow</code> in 2 bins 1- zero : that cover the zero value of <code>underflow</code> 2- one : that cover the one value of <code>underflow</code></p> <p><code>\$wr_ack_cp</code> that cover the value of <code>wr_ack</code> in 2 bins 1- zero : that cover the zero value of <code>wr_ack</code> 2- one : that cover the one value of <code>wr_ack</code></p>	A checker in the scoreboard class and assertion in the design file to make sure the output is correct
FIFO_2	<p>verify when <code>wr_en</code> is high and <code>rd_en</code> is low - the <code>data_in</code> will stored in the FIFO until it will be full - underflow flag still zero - verify when the FIFO is empty the empty flag will be high - verify when only one element is stored the almostempty flag will be high - verify when it remain only one element to be stored the almostfull flag will be high - verify when fifo is filled the full flag will be high - verify when the FIFO is full and <code>wr_en</code> is high the overflow flag will be high</p>	Randomized using FIFO_Transaction Class	<p><code>\$overflow_cp</code> that cover the value of <code>overflow</code> in 2 bins 1- zero : that cover the zero value of <code>overflow</code> 2- one : that cover the one value of <code>overflow</code></p> <p><code>\$full_cp</code> that cover the value of <code>full</code> in 2 bins 1- zero : that cover the zero value of <code>full</code> 2- one : that cover the one value of <code>full</code></p> <p><code>\$empty_cp</code> that cover the value of <code>empty</code> in 2 bins 1- zero : that cover the zero value of <code>empty</code> 2- one : that cover the one value of <code>empty</code></p> <p><code>\$almostempty_cp</code> that cover the value of <code>almostempty</code> in 2 bins 1- zero : that cover the zero value of <code>almostempty</code> 2- one : that cover the one value of <code>almostempty</code></p> <p><code>\$cross_wr_ack</code> that cover the all crossing between <code>wr_en_cp & rd_en_cp</code> & <code>wr_ack_cp</code> ignoring the crossing of {<code>wr_en_cp.zero</code>} and {<code>wr_ack_cp.one</code>}</p>	A checker in the scoreboard class and assertion in the design file to make sure the output is correct
FIFO_3	<p>verify when <code>rd_en</code> is high and <code>wr_en</code> is low - the <code>data_out</code> will get the element from FIFO memory - overflow flag still zero - verify when it remain only one element to be stored the almostfull flag will be high - verify when the FIFO is empty the empty flag will be high - verify when only one element is stored the almostempty flag will be high - verify when FIFO does not have any element the empty flag will be high - verify when the FIFO is empty and <code>rd_en</code> is high the underflow flag will be high</p>	Randomized using FIFO_Transaction Class	<p><code>\$cross_overflow</code> that cover the all crossing between <code>wr_en_cp & rd_en_cp & overflow_cp</code> ignoring the crossing of {<code>wr_en_cp.zero</code>} and {<code>overflow_cp.one</code>}</p> <p><code>\$cross_underflow</code> that cover the all crossing between <code>wr_en_cp & rd_en_cp & underflow_cp</code> ignoring the crossing of {<code>rd_en_cp.zero</code>} and {<code>underflow_cp.one</code>}</p> <p><code>\$cross_full</code> that cover the all crossing between <code>wr_en_cp & rd_en_cp & full_cp</code> ignoring the crossing of {<code>rd_en_cp.one</code>} and {<code>full_cp.one</code>}</p> <p><code>\$cross_empty</code> that cover the all crossing between <code>wr_en_cp & rd_en_cp & empty_cp</code></p>	A checker in the scoreboard class and assertion in the design file to make sure the output is correct
FIFO_4	<p>verify the read and write operation and check all the flag - verify when it remain only one element to be stored the almostfull flag will be high - verify when the FIFO is empty the empty flag will be high - verify when only one element is stored the almostempty flag will be high - verify when FIFO does not have any element the empty flag will be high - verify when the FIFO is empty and <code>rd_en</code> is high the underflow flag will be high - verify when the FIFO is full and <code>wr_en</code> is high the overflow flag will be high</p>	Randomized using FIFO_Transaction Class	<p><code>\$cross_almostempty</code> that cover the all crossing between <code>wr_en_cp & rd_en_cp & almostempty_cp</code></p> <p><code>\$cross_almostfull</code> that cover the all crossing between <code>wr_en_cp & rd_en_cp & almostfull_cp</code></p>	A checker in the scoreboard class and assertion in the design file to make sure the output is correct

Design Code & Assertion

```
1 //////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 // Description: FIFO Design
5 //////////////////////////////////////////////////////////////////
6 module FIFO(FIFO_interface.dut if_c);
7
8     logic [if_c.max_fifo_addr-1:0] wr_ptr, rd_ptr;
9     logic [if_c.max_fifo_addr:0] count;
10    logic [if_c.FIFO_WIDTH-1:0] mem [if_c.FIFO_DEPTH-1:0];
11
12    reset_assert: assert property (@(if_c.rst_n)
13        (!if_c.rst_n |>
14            (wr_ptr == 0 && rd_ptr == 0 && count == 0 && if_c.overflow == 0 && if_c.wr_ack == 0 && if_c.data_out == 0)));
15    reset_cover: cover property (@(if_c.rst_n)
16        (!if_c.rst_n |>
17            (wr_ptr == 0 && rd_ptr == 0 && count == 0 && if_c.overflow == 0 && if_c.wr_ack == 0 && if_c.data_out == 0)));
18
19    always @(posedge if_c.clk or negedge if_c.rst_n) begin
20        if (!if_c.rst_n) begin
21            wr_ptr <= 0;
22            if_c.overflow <= 0; //fix
23            if_c.wr_ack <= 0; //fix
24        end
25        else if (if_c.wr_en && count < if_c.FIFO_DEPTH) begin
26            mem[wr_ptr] <= if_c.data_in;
27            if_c.wr_ack <= 1;
28            wr_ptr <= (wr_ptr + 1)%8;
29            if_c.overflow <= 0;
30        end
31        else begin
32            if_c.wr_ack <= 0;
33            if (if_c.full && if_c.wr_en)
34                if_c.overflow <= 1;
35            else
36                if_c.overflow <= 0;
37        end
38    end
39
40    always @(posedge if_c.clk or negedge if_c.rst_n) begin
41        if (!if_c.rst_n) begin
42            rd_ptr <= 0;
43            if_c.data_out <= 0; //fix
44            if_c.underflow <= 0;
45        end
46        else if (if_c.rd_en && count != 0) begin
47            if_c.data_out <= mem[rd_ptr];
48            rd_ptr <= (rd_ptr + 1)%8;
49            if_c.underflow <= 0;
50        end
51        else if(if_c.empty && if_c.rd_en) begin //fix
52            //if_c.data_out <= 0;
53            if_c.underflow <= 1;
54        end
55        else begin
56            if_c.underflow <= 0;
57        end
58    end
59
60    always @(posedge if_c.clk or negedge if_c.rst_n) begin
61        if (!if_c.rst_n) begin
62            count <= 0;
63        end
64        else begin
65            if ( ({if_c.wr_en, if_c.rd_en} == 2'b10) && !if_c.full)
66                count <= count + 1;
67            else if ( ({if_c.wr_en, if_c.rd_en} == 2'b01) && !if_c.empty)
68                count <= count - 1;
69            else if( {if_c.wr_en, if_c.rd_en} == 2'b11) begin //fix
70                if(if_c.full)
71                    count <= count - 1;
72                else if(if_c.empty)
73                    count <= count + 1;
74                else
75                    count <= count;
76            end
77        end
78    end
79
80    assign if_c.full = (count == if_c.FIFO_DEPTH)? 1 : 0;
81    assign if_c.empty = (count == 0)? 1 : 0;
82    assign if_c.almostfull = (count == if_c.FIFO_DEPTH-1)? 1 : 0; // almost full when one space is left not two
83    assign if_c.almostempty = (count == 1)? 1 : 0;
84
```

```

1  `ifdef SIM
2      property wr_ptr_prop;
3          @(posedge if_c.clk) disable iff(!if_c.rst_n) (if_c.wr_en && count < if_c.FIFO_DEPTH |=> wr_ptr == ($past(wr_ptr) + 1)%if_c.FIFO_DEPTH)
4      endproperty
5      wr_ptr_assert      : assert property (wr_ptr_prop);
6      wr_ptr_cover       : cover property (wr_ptr_prop);
7
8      property rd_ptr_prop;
9          @(posedge if_c.clk) disable iff(!if_c.rst_n) (if_c.rd_en && count != 0 |=> rd_ptr == ($past(rd_ptr) + 1)%if_c.FIFO_DEPTH)
10     endproperty
11     rd_ptr_assert      : assert property (rd_ptr_prop);
12     rd_ptr_cover       : cover property (rd_ptr_prop);
13
14     property wr_ptr_wrap_prop;
15         @(posedge if_c.clk) (wr_ptr == if_c.FIFO_DEPTH - 1 && if_c.wr_en && count < if_c.FIFO_DEPTH |=> wr_ptr == 0)
16     endproperty
17     wr_ptr_wrap: assert property (wr_ptr_wrap_prop);
18     wr_ptr_wrap_cover: cover property (wr_ptr_wrap_prop);
19
20     property rd_ptr_wrap_prop;
21         @(posedge if_c.clk) disable iff(!if_c.rst_n) (rd_ptr == if_c.FIFO_DEPTH - 1 && if_c.rd_en && count != 0 |=> rd_ptr == 0)
22     endproperty
23     rd_ptr_wrap: assert property (rd_ptr_wrap_prop);
24     rd_ptr_wrap_cover: cover property (rd_ptr_wrap_prop);
25
26     property counter1_prop;
27         @(posedge if_c.clk) disable iff(!if_c.rst_n) (((if_c.wr_en, if_c.rd_en) == 2'b10) && !if_c.full |=> count == $past(count) + 1)
28     endproperty
29     counter_assert1      : assert property (counter1_prop);
30     counter_cover1       : cover property (counter1_prop);
31
32     property counter2_prop;
33         @(posedge if_c.clk) disable iff(!if_c.rst_n) (((if_c.wr_en, if_c.rd_en) == 2'b01) && !if_c.empty |=> count == $past(count) - 1)
34     endproperty
35     counter_assert2      : assert property (counter2_prop);
36     counter_cover2       : cover property (counter2_prop);
37
38     property counter3_prop;
39         @(posedge if_c.clk) disable iff(!if_c.rst_n) (((if_c.wr_en, if_c.rd_en) == 2'b11) && if_c.full |=> count == $past(count) - 1)
40     endproperty
41     counter_assert3      : assert property (counter3_prop);
42     counter_cover3       : cover property (counter3_prop);
43
44     property counter4_prop;
45         @(posedge if_c.clk) disable iff(!if_c.rst_n) (((if_c.wr_en, if_c.rd_en) == 2'b00) && if_c.empty |=> count == $past(count) + 1)
46     endproperty
47     counter_assert4      : assert property (counter4_prop);
48     counter_cover4       : cover property (counter4_prop);
49
50     property wr_ack1_prop;
51         @(posedge if_c.clk) disable iff(!if_c.rst_n) (if_c.wr_en && count < if_c.FIFO_DEPTH |=> if_c.wr_ack == 1)
52     endproperty
53     wr_ack_assert1      : assert property (wr_ack1_prop);
54     wr_ack_cover1       : cover property (wr_ack1_prop);
55
56     property wr_ack2_prop;
57         @(posedge if_c.clk) disable iff(!if_c.rst_n) (!if_c.wr_en || !(count < if_c.FIFO_DEPTH) |=> if_c.wr_ack == 0)
58     endproperty
59     wr_ack_assert2      : assert property (wr_ack2_prop);
60     wr_ack_cover2       : cover property (wr_ack2_prop);
61
62     property overflow_prop;
63         @(posedge if_c.clk) disable iff(!if_c.rst_n) (if_c.wr_en && count == if_c.FIFO_DEPTH |=> if_c.overflow == 1)
64     endproperty
65     overflow_assert      : assert property (overflow_prop);
66     overflow_cover       : cover property (overflow_prop);
67
68     property underflow_prop;
69         @(posedge if_c.clk) disable iff(!if_c.rst_n) (if_c.rd_en && count == 0 |=> if_c.underflow == 1)
70     endproperty
71     underflow_assert     : assert property (underflow_prop);
72     underflow_cover      : cover property (underflow_prop);
73
74 `endif
75 endmodule

```

Interface

```
● ● ●
1  interface FIFO_interface (input clk);
2      parameter FIFO_WIDTH = 16;
3      parameter FIFO_DEPTH = 8;
4      localparam max_fifo_addr = $clog2(FIFO_DEPTH);
5
6      logic [FIFO_WIDTH-1:0] data_in;
7      logic rst_n, wr_en, rd_en;
8      logic [FIFO_WIDTH-1:0] data_out;
9      logic wr_ack, overflow;
10     logic full, empty, almostfull, almostempty, underflow;
11
12
13     modport dut (
14         input clk,
15         input rst_n,
16         input wr_en,
17         input rd_en,
18         input data_in,
19         output data_out,
20         output wr_ack,
21         output overflow,
22         output full,
23         output empty,
24         output almostfull,
25         output almostempty,
26         output underflow
27     );
28
29     modport tb (
30         input clk,
31         output rst_n,
32         output wr_en,
33         output rd_en,
34         output data_in,
35         input data_out,
36         input wr_ack,
37         input overflow,
38         input full,
39         input empty,
40         input almostfull,
41         input almostempty,
42         input underflow
43     );
44
45     modport monitor (
46         input clk,
47         input rst_n,
48         input wr_en,
49         input rd_en,
50         input data_in,
51         input data_out,
52         input wr_ack,
53         input overflow,
54         input full,
55         input empty,
56         input almostfull,
57         input almostempty,
58         input underflow
59     );
60 endinterface
```

FIFO Top

```
1  module FIFO_top();
2      bit clk;
3
4      initial begin
5          clk = 0;
6          forever begin
7              #1 clk = ~clk;
8          end
9      end
10
11     FIFO_interface if_c(clk);
12     FIFO dut(if_c);
13     FIFO_monitor monitor(if_c);
14     FIFO_tb tb(if_c);
15
16     `ifdef SIM
17         always_comb begin
18             if(!if_c.rst_n) begin
19                 wr_ptr_reset: assert final(dut.wr_ptr == 0);
20                 rd_ptr_reset: assert final(dut.rd_ptr == 0);
21                 count_reset: assert final(dut.count == 0);
22                 full_reset: assert final(if_c.full == 0);
23                 empty_reset: assert final(if_c.empty == 1);
24                 almostfull_reset: assert final(if_c.almostfull == 0);
25                 almostempty_reset: assert final(if_c.almostempty == 0);
26             end
27         end
28     `endif
29 endmodule
```

FIFO Testbench

```
● ● ●
1 import FIFO_transaction_pkg::*;
2 import shared_pkg::*;
3 module FIFO_tb(FIFO_interface.tb if_c);
4
5   FIFO_transaction FIFO_c;
6
7   initial begin
8     test_finished = 0;
9     FIFO_c = new();
10    // FIFO_1
11    assert_reset();
12    // FIFO_2
13    if_c.wr_en = 1;
14    if_c.rd_en = 0;
15    for(int i = 0; i < 10; i++) begin
16      assert(FIFO_c.randomize());
17      if_c.data_in = FIFO_c.data_in;
18      @(negedge if_c.clk);
19      -> driver_finished;
20    end
21    // FIFO_3
22    if_c.wr_en = 0;
23    if_c.rd_en = 1;
24    for(int i = 0; i < 10; i++) begin
25      assert(FIFO_c.randomize());
26      if_c.data_in = FIFO_c.data_in;
27      @(negedge if_c.clk);
28      -> driver_finished;
29    end
30    // FIFO_4
31    for(int i = 0; i < 980; i++) begin
32      assert(FIFO_c.randomize());
33      if_c.rst_n = FIFO_c.rst_n;
34      if_c.data_in = FIFO_c.data_in;
35      if_c.wr_en = FIFO_c.wr_en;
36      if_c.rd_en = FIFO_c.rd_en;
37      @(negedge if_c.clk);
38      -> driver_finished;
39    end
40
41    test_finished = 1;
42    $display("Test finished with
43 errors %drror_count, correct_count);
44 correct."
45
46    $stop;
47  end
48
49  task assert_reset;
50    if_c.rst_n = 0;
51    @(posedge if_c.clk);
52    if_c.rst_n = 1;
53  endtask
54 endmodule
```

FIFO Transaction

```
1 package FIFO_transaction_pkg;
2
3     parameter FIFO_WIDTH = 16;
4     parameter FIFO_DEPTH = 8;
5     parameter max_fifo_addr = $clog2(FIFO_DEPTH);
6
7     class FIFO_transaction;
8         rand logic [FIFO_WIDTH-1:0] data_in;
9         rand logic clk, rst_n, wr_en, rd_en;
10        logic [FIFO_WIDTH-1:0] data_out;
11        logic wr_ack, overflow;
12        logic full, empty, almostfull, almostempty, underflow;
13
14        int RD_EN_ON_DIST;
15        int WR_EN_ON_DIST;
16
17        constraint reset_c {
18            rst_n dist {0:/5 , 1:/95};
19        }
20        constraint wr_en_c {
21            wr_en dist {0://(100-WR_EN_ON_DIST) , 1://WR_EN_ON_DIST};
22        }
23        constraint rd_en_c {
24            rd_en dist {0://(100-RD_EN_ON_DIST) , 1://RD_EN_ON_DIST};
25        }
26
27        function new(int RD_EN_ON_DIST = 30, int WR_EN_ON_DIST = 70);
28            this.RD_EN_ON_DIST = RD_EN_ON_DIST;
29            this.WR_EN_ON_DIST = WR_EN_ON_DIST;
30        endfunction
31
32    endclass
33 endpackage
```

FIFO Shared Package

```
1 package shared_pkg;
2
3     logic test_finished = 0;
4     int correct_count = 0, error_count = 0;
5     event driver_finished;
6
7 endpackage
```

FIFO Coverage

```
 1 package FIFO_coverage_pkg;
 2   import FIFO_transaction_pkg::*;
 3   class FIFO_coverage;
 4
 5     FIFO_transaction F_cvg_txn;
 6
 7     covergroup fifo_cg;
 8       wr_en_cp: coverpoint F_cvg_txn.wr_en{
 9         bins zero = {0};
10         bins one = {1};
11       }
12       rd_en_cp: coverpoint F_cvg_txn.rd_en{
13         bins zero = {0};
14         bins one = {1};
15       }
16       underflow_cp: coverpoint F_cvg_txn.underflow{
17         bins zero = {0};
18         bins one = {1};
19       }
20       wr_ack_cp: coverpoint F_cvg_txn.wr_ack{
21         bins zero = {0};
22         bins one = {1};
23       }
24       overflow_cp: coverpoint F_cvg_txn.overflow{
25         bins zero = {0};
26         bins one = {1};
27       }
28       full_cp: coverpoint F_cvg_txn.full{
29         bins zero = {0};
30         bins one = {1};
31       }
32       empty_cp: coverpoint F_cvg_txn.empty{
33         bins zero = {0};
34         bins one = {1};
35       }
36       almostempty_cp: coverpoint F_cvg_txn.almostempty{
37         bins zero = {0};
38         bins one = {1};
39       }
40       cross_wr_ack: cross wr_en_cp, rd_en_cp, wr_ack_cp{
41         ignore_bins wr_en0_ack1 = binsof(wr_en_cp.zero) && binsof(wr_ack_cp.one);
42       }
43       cross_overflow: cross wr_en_cp, rd_en_cp, overflow_cp{
44         ignore_bins wr_en0_overflow1 = binsof(wr_en_cp.zero) && binsof(overflow_cp.one);
45       }
46       cross_underflow: cross wr_en_cp, rd_en_cp, underflow_cp{
47         ignore_bins rd_en0 = binsof(rd_en_cp.zero)&& binsof(underflow_cp.one);
48       }
49       cross_full: cross wr_en_cp, rd_en_cp, full_cp{
50         ignore_bins rd_full = binsof(rd_en_cp.one) && binsof(full_cp.one);
51       }
52       cross_empty: cross wr_en_cp, rd_en_cp, empty_cp;
53       cross_almostfull: cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.almostfull;
54       cross_almostempty: cross wr_en_cp, rd_en_cp, almostempty_cp;
55     endgroup
56
57     function new();
58       fifo_cg = new();
59     endfunction
60
61     function void sample_data(FIFO_transaction F_txn);
62       F_cvg_txn = F_txn;
63       fifo_cg.sample();
64     endfunction
65   endclass
66 endpackage
```

FIFO Scoreboard

```
1 package FIFO_scoreboard_pkg;
2   import FIFO_transaction_pkg::*;
3   import shared_pkg::*;
4   class FIFO_scoreboard;
5     logic [FIFO_WIDTH-1:0] data_out_ref = 0;
6     logic full_ref = 0, empty_ref = 1, almostfull_ref = 0, almostempty_ref = 0, underflow_ref = 0, overflow_ref = 0, wr_ack_ref = 0;
7     logic [3:0] count = 0;
8     logic done = 0;
9     logic [FIFO_WIDTH-1:0] mem [$];
10
11    function void check_data(FIFO_transaction F_txm);
12      reference_model(F_txm);
13      if (F_txm.overflow != overflow_ref) begin
14        $display("ERROR: Overflow mismatch %b != %b", F_txm.overflow, overflow_ref);
15        error_count++;
16      end
17      else if (F_txm.underflow != underflow_ref) begin
18        $display("ERROR: Underflow mismatch %b != %b", F_txm.underflow, underflow_ref);
19        error_count++;
20      end
21      else if (F_txm.wr_ack != wr_ack_ref) begin
22        $display("ERROR: Wr_ack mismatch %b != %b", F_txm.wr_ack, wr_ack_ref);
23        error_count++;
24      end
25      else if (F_txm.full != full_ref) begin
26        $display("ERROR: Full mismatch %b != %b", F_txm.full, full_ref);
27        error_count++;
28      end
29      else if (F_txm.empty != empty_ref) begin
30        $display("ERROR: Empty mismatch %b != %b", F_txm.empty, empty_ref);
31        error_count++;
32      end
33      else if (F_txm.almostfull != almostfull_ref) begin
34        $display("ERROR: Almostfull mismatch %b != %b", F_txm.almostfull, almostfull_ref);
35        error_count++;
36      end
37      else if (F_txm.almostempty != almostempty_ref) begin
38        $display("ERROR: Almostempty mismatch %b != %b", F_txm.almostempty, almostempty_ref);
39        error_count++;
40      end
41      else if (F_txm.data_out != data_out_ref) begin
42        $display("ERROR: Data mismatch %h != %h", F_txm.data_out, data_out_ref);
43        error_count++;
44      end
45      else begin
46        correct_count++;
47      end
48    end
49  endfunction
50
51  function void reference_model(FIFO_transaction F_txm);
52    done = 0;
53    if (!txn.rst_n) begin
54      wr_ack_ref = 0;
55      overflow_ref = 0;
56      data_out_ref = 0;
57      underflow_ref = 0;
58      mem.delete();
59    end
60    else begin
61      if(txn.wr_en && !txn.rd_en) begin
62        if(full_ref) begin
63          data_out_ref = mem.pop_front();
64          underflow_ref = 0;
65          overflow_ref = 1;
66          wr_ack_ref = 0;
67          done = 1;
68        end
69        else if(empty_ref) begin
70          mem.push_back(F_txm.data_in);
71          wr_ack_ref = 1;
72          overflow_ref = 0;
73          underflow_ref = 1;
74          done = 1;
75        end
76      end
77    end
78    if(!done) begin
79      if (!txn.wr_en && mem.size() < FIFO_DEPTH) begin
80        mem.push_back(F_txm.data_in);
81        wr_ack_ref = 1;
82        overflow_ref = 0;
83      end
84      else begin
85        wr_ack_ref = 0;
86        if (full_ref && !txn.wr_en)
87          overflow_ref = 1;
88        else
89          overflow_ref = 0;
90      end
91    end
92    if (F_txm.rd_en && mem.size() != 0) begin
93      data_out_ref = mem.pop_front();
94      underflow_ref = 0;
95    end
96    else if(F_txm.rd_en && mem.size() == 0) begin
97      underflow_ref = 1;
98    end
99    else begin
100      underflow_ref = 0;
101    end
102  end
103  end
104 end
105
106  full_ref    = (mem.size() == FIFO_DEPTH) ? 1 : 0;
107  empty_ref   = (mem.size() == 0) ? 1 : 0;
108  almostfull_ref = (mem.size() == FIFO_DEPTH - 1) ? 1 : 0;
109  almostempty_ref = (mem.size() == 1) ? 1 : 0;
110
111 endfunction
112
113 endclass
114 endpackage
```


FIFO Monitor

```
● ● ●  
1 import FIFO_scoreboard_pkg::*;  
2 import FIFO_transaction_pkg::*;  
3 import FIFO_coverage_pkg::*;  
4 import shared_pkg::*;  
5 module FIFO_monitor(FIFO_interface.monitor if_c);  
6     FIFO_transaction F_txn = new();  
7     FIFO_scoreboard F_scoreboard = new();  
8     FIFO_coverage F_coverage = new();  
9  
10    initial begin  
11        forever begin  
12            wait(driver_finished.triggered);  
13            @(negedge if_c.clk);  
14            F_txn.rst_n = if_c.rst_n;  
15            F_txn.data_in = if_c.data_in;  
16            F_txn.clk = if_c.clk;  
17            F_txn.wr_en = if_c.wr_en;  
18            F_txn.rd_en = if_c.rd_en;  
19            F_txn.data_out = if_c.data_out;  
20            F_txn.wr_ack = if_c.wr_ack;  
21            F_txn.overflow = if_c.overflow;  
22            F_txn.full = if_c.full;  
23            F_txn.empty = if_c.empty;  
24            F_txn.almostfull = if_c.almostfull;  
25            F_txn.almostempty = if_c.almostempty;  
26            F_txn.underflow = if_c.underflow;  
27  
28        fork  
29            begin  
30                F_coverage.sample_data(F_txn);  
31            end  
32            begin  
33                F_scoreboard.check_data(F_txn);  
34            end  
35        join  
36        if(test_finished == 1) begin  
37            break;  
38        end  
39    end  
40 end  
41 endmodule
```

Do File

```
1  vlib work
2  vlog -f src_files.list +define+SIM -cover bcesf +cover +acc -covercells
3  vsim -coverage -voptargs=+acc FIFO_top -cover
4  add wave *
5  add wave -position insertpoint \
6    sim:/FIFO_top/if_c/rst_n \
7    sim:/FIFO_top/if_c/wr_en \
8    sim:/FIFO_top/if_c/rd_en \
9    sim:/FIFO_top/if_c/data_in \
10   sim:/FIFO_top/if_c/data_out \
11   sim:/FIFO_top/if_c/full \
12   sim:/FIFO_top/if_c/empty \
13   sim:/FIFO_top/if_c/almostfull \
14   sim:/FIFO_top/if_c/almostempty \
15   sim:/FIFO_top/if_c/underflow \
16   sim:/FIFO_top/if_c/overflow \
17   sim:/FIFO_top/if_c/wr_ack
18
19  add wave -position insertpoint \
20  sim:/shared_pkg::correct_count \
21  sim:/shared_pkg::error_count
22
23  add wave -position insertpoint \
24  sim:/FIFO_top/monitor/F_scoreboard
25
26
27  coverage save FIFO_top.ucdb -onexit
28  run 0
29  run -all
```

Questa Sim Snippets



```
# Test finished with 0 errors and 999 correct.
** Note: $stop : FIFO_tb.sv(45)
Time: 2 us Iteration: 1 Instance: /FIFO_top_tb
Break in Module FIFO_tb at FIFO_tb.sv line 45
```

SDM 46>

Assertion Coverage QuestaSim

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Th
/FIFO_top/dut/reset_cover	SVA	✓	Off	42	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/wr_ptr_cover	SVA	✓	Off	496	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/rd_ptr_cover	SVA	✓	Off	279	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/wr_ptr_wrap_cover	SVA	✓	Off	47	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/rd_ptr_wrap_cover	SVA	✓	Off	23	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/counter_cover1	SVA	✓	Off	342	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/counter_cover2	SVA	✓	Off	93	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/counter_cover3	SVA	✓	Off	48	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/counter_cover4	SVA	✓	Off	16	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/wr_ack_cover1	SVA	✓	Off	496	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/wr_ack_cover2	SVA	✓	Off	420	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/overflow_cover	SVA	✓	Off	132	1	Unl...	1	100%	✓	✓	0	0	0 ns	
/FIFO_top/dut/underflow_cover	SVA	✓	Off	23	1	Unl...	1	100%	✓	✓	0	0	0 ns	

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Ass
/FIFO_top/almostempty_reset	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
/FIFO_top/almostfull_reset	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
/FIFO_top/count_reset	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
+ /FIFO_top/dut/counter_assert1	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/counter_assert2	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/counter_assert3	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/counter_assert4	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/overflow_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/rd_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/rd_ptr_wrap	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/rd_ptr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/reset_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/underflow_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/wr_ack_assert1	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/wr_ack_assert2	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/wr_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/dut/wr_ptr_wrap	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	ass
+ /FIFO_top/empty_reset	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
+ /FIFO_top/full_reset	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
+ /FIFO_top/rd_ptr_reset	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
+ /FIFO_top/tb/#anonblk#182146786#15#4#/ublk#1...	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
+ /FIFO_top/tb/#anonblk#182146786#24#4#/ublk#1...	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
+ /FIFO_top/tb/#anonblk#182146786#31#4#/ublk#1...	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass
+ /FIFO_top/wr_ptr_reset	Immediate	SVA	on	0	1	-	-	-	-	-	off	ass

Assertion Coverage Report


Assertion Coverage:		13	13	0	100.00%
Name	File(Line)		Failure Count	Pass Count	
/FIFO_top/dut/reset_assert	FIFO.sv(14)		0	1	
/FIFO_top/dut/wr_ptr_assert	FIFO.sv(89)		0	1	
/FIFO_top/dut/rd_ptr_assert	FIFO.sv(95)		0	1	
/FIFO_top/dut/wr_ptr_wrap	FIFO.sv(101)		0	1	
/FIFO_top/dut/rd_ptr_wrap	FIFO.sv(107)		0	1	
/FIFO_top/dut/counter_assert1	FIFO.sv(113)		0	1	
/FIFO_top/dut/counter_assert2	FIFO.sv(119)		0	1	
/FIFO_top/dut/counter_assert3	FIFO.sv(125)		0	1	
/FIFO_top/dut/counter_assert4	FIFO.sv(131)		0	1	
/FIFO_top/dut/wr_ack_assert1	FIFO.sv(137)		0	1	
/FIFO_top/dut/wr_ack_assert2	FIFO.sv(143)		0	1	
/FIFO_top/dut/overflow_assert	FIFO.sv(149)		0	1	
/FIFO_top/dut/underflow_assert	FIFO.sv(155)		0	1	

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/FIFO_top/dut/reset_cover	FIFO	Verilog	SVA	FIFO.sv(17)	42	Covered
/FIFO_top/dut/wr_ptr_cover	FIFO	Verilog	SVA	FIFO.sv(90)	496	Covered
/FIFO_top/dut/rd_ptr_cover	FIFO	Verilog	SVA	FIFO.sv(96)	279	Covered
/FIFO_top/dut/wr_ptr_wrap_cover	FIFO	Verilog	SVA	FIFO.sv(102)	47	Covered
/FIFO_top/dut/rd_ptr_wrap_cover	FIFO	Verilog	SVA	FIFO.sv(108)	23	Covered
/FIFO_top/dut/counter_cover1	FIFO	Verilog	SVA	FIFO.sv(114)	342	Covered
/FIFO_top/dut/counter_cover2	FIFO	Verilog	SVA	FIFO.sv(120)	93	Covered
/FIFO_top/dut/counter_cover3	FIFO	Verilog	SVA	FIFO.sv(126)	48	Covered
/FIFO_top/dut/counter_cover4	FIFO	Verilog	SVA	FIFO.sv(132)	16	Covered
/FIFO_top/dut/wr_ack_cover1	FIFO	Verilog	SVA	FIFO.sv(138)	496	Covered
/FIFO_top/dut/wr_ack_cover2	FIFO	Verilog	SVA	FIFO.sv(144)	420	Covered
/FIFO_top/dut/overflow_cover	FIFO	Verilog	SVA	FIFO.sv(150)	132	Covered
/FIFO_top/dut/underflow_cover	FIFO	Verilog	SVA	FIFO.sv(156)	23	Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 13

Functional Coverage QuestaSim



Functional Coverage Report

```
=====
== Instance: /FIFO_coverage_pkg
== Design Unit: work.FIFO_coverage_pkg
=====

Coveragegroup Coverage:
Coveragegroups          1      na      na  100.00%
Coverpoints/Crosses     18      na      na      na
Covergroup Bins         70      70      0   100.00%


Coveragegroup          Metric    Goal   Bins Status
-----  

TYPE /FIFO_coverage_pkg/FIFO_coverage/fifo_cg      100.00%    100  - Covered
covered/total bins:           70      70  -
missing/total bins:           0       70  -
% Hit:                         100.00%    100  -
Coverpoint wr_en_cp          100.00%    100  - Covered
covered/total bins:           2       2  -
missing/total bins:           0       2  -
% Hit:                         100.00%    100  -
bin zero                      317      1  -
bin one                        682      1  -
Coverpoint rd_en_cp          100.00%    100  - Covered
covered/total bins:           2       2  -
missing/total bins:           0       2  -
% Hit:                         100.00%    100  -
bin zero                      667      1  -
bin one                        332      1  -
Coverpoint underflow_cp       100.00%    100  - Covered
covered/total bins:           2       2  -
missing/total bins:           0       2  -
% Hit:                         100.00%    100  -
bin zero                      973      1  -
bin one                        26      1  -
Coverpoint wr_ack_cp          100.00%    100  - Covered
covered/total bins:           2       2  -
missing/total bins:           0       2  -
% Hit:                         100.00%    100  -
bin zero                      481      1  -
bin one                        518      1  -
Coverpoint overflow_cp        100.00%    100  - Covered
covered/total bins:           2       2  -
missing/total bins:           0       2  -
% Hit:                         100.00%    100  -
bin zero                      861      1  -
bin one                        138      1  -
```

Coverpoint full_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin zero	775	1	-	Covered
bin one	224	1	-	Covered
Coverpoint empty_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin zero	920	1	-	Covered
bin one	79	1	-	Covered
Coverpoint almostempty_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin zero	882	1	-	Covered
bin one	117	1	-	Covered
Coverpoint #F_cvг_txн.wr_en_0#	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	317	1	-	Covered
bin auto[1]	682	1	-	Covered
Coverpoint #F_cvг_txн.rd_en_1#	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	667	1	-	Covered
bin auto[1]	332	1	-	Covered
Coverpoint #F_cvг_txн.almostfull_2#	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	846	1	-	Covered
bin auto[1]	153	1	-	Covered
Cross cross_wr_ack	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <one,one,one>	164	1	-	Covered
bin <one,zero,one>	354	1	-	Covered
bin <one,one,zero>	57	1	-	Covered
bin <zero,one,zero>	111	1	-	Covered
bin <one,zero,zero>	107	1	-	Covered
bin <zero,zero,zero>	206	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin wr_en0 ack1	0	-	ZERO	
Cross cross_overflow	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <one,one,one>	49	1	-	Covered
bin <one,zero,one>	89	1	-	Covered
bin <one,one,zero>	172	1	-	Covered
bin <zero,one,zero>	111	1	-	Covered
bin <one,zero,zero>	372	1	-	Covered
bin <zero,zero,zero>	206	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin wr_en0_overflow1	0	-	ZERO	
Cross cross_underflow	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <one,one,one>	19	1	-	Covered
bin <one,one,zero>	202	1	-	Covered
bin <one,one,one>	7	1	-	Covered
bin <zero,one,zero>	104	1	-	Covered
bin <one,zero,zero>	461	1	-	Covered
bin <zero,zero,zero>	206	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin rd_en0	0	-	ZERO	
Cross cross_full	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <one,one,zero>	221	1	-	Covered
bin <zero,one,zero>	111	1	-	Covered
bin <one,zero,one>	173	1	-	Covered
bin <one,zero,zero>	288	1	-	Covered
bin <zero,zero,one>	51	1	-	Covered
bin <zero,zero,zero>	155	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin rd_full	0	-	ZERO	

Cross cross_empty	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <one,one,one>	8	1	-	Covered
bin <zero,one,one>	26	1	-	Covered
bin <one,zero,one>	18	1	-	Covered
bin <zero,zero,one>	27	1	-	Covered
bin <one,one,zero>	213	1	-	Covered
bin <zero,one,zero>	85	1	-	Covered
bin <one,zero,zero>	443	1	-	Covered
bin <zero,zero,zero>	179	1	-	Covered
Cross cross_almostfull	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]>	74	1	-	Covered
bin <auto[0],auto[1],auto[1]>	22	1	-	Covered
bin <auto[1],auto[0],auto[1]>	31	1	-	Covered
bin <auto[0],auto[0],auto[1]>	26	1	-	Covered
bin <auto[1],auto[1],auto[0]>	147	1	-	Covered
bin <auto[0],auto[1],auto[0]>	89	1	-	Covered
bin <auto[1],auto[0],auto[0]>	430	1	-	Covered
bin <auto[0],auto[0],auto[0]>	180	1	-	Covered
Cross cross_almostempty	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <one,one,one>	47	1	-	Covered
bin <zero,one,one>	13	1	-	Covered
bin <one,zero,one>	39	1	-	Covered
bin <zero,zero,one>	18	1	-	Covered
bin <one,one,zero>	174	1	-	Covered
bin <zero,one,zero>	98	1	-	Covered
bin <one,zero,zero>	422	1	-	Covered
bin <zero,zero,zero>	188	1	-	Covered

Code Coverage

Interface Toggle

```
=====
--- Instance: /FIFO_top/if_c
--- Design Unit: work.FIFO_interface
-----
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses   Coverage
  -----      -----
  Toggles          86     86        0  100.00%
-----
=====Toggle Details=====
Toggle Coverage for instance /FIFO_top/if_c --
      Node      1H->0L      0L->1H  "Coverage"
  -----
  almostempty      1          1  100.00
  almostfull      1          1  100.00
  clk              1          1  100.00
  data_in[15-0]    1          1  100.00
  data_out[15-0]   1          1  100.00
  empty            1          1  100.00
  full             1          1  100.00
  overflow         1          1  100.00
  rd_en            1          1  100.00
  rst_n            1          1  100.00
  underflow        1          1  100.00
  wr_ack           1          1  100.00
  wr_en            1          1  100.00
  -----
Total Node Count = 43
Toggled Node Count = 43
Untoggled Node Count = 0
Toggle Coverage = 100.00% (86 of 86 bins)
```

Branch Cover

```
Branch Coverage:  
Enabled Coverage      Bins    Hits    Misses  Coverage  
-----  -----  
Branches           26      26      0   100.00%  
  
=====Branch Details=====  
  
Branch Coverage for instance /FIFO_top/dut  
  
Line     Item      Count    Source  
----  ----  
File FIFO.sv  
-----IF Branch-----  
20          1042  Count coming in to IF  
20          1       if (!if_c.rst_n) begin  
25          1       else if (if_c.wr_en && count < if_c.FIFO_DEPTH) begin  
31          1       else begin  
Branch totals: 3 hits of 3 branches = 100.00%  
  
-----IF Branch-----  
33          440  Count coming in to IF  
33          1       if (if_c.full && if_c.wr_en)  
35          1       else  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
41          1042  Count coming in to IF  
41          1       if (!if_c.rst_n) begin  
46          1       else if (if_c.rd_en && count != 0) begin  
51          1       else if(if_c.empty && if_c.rd_en) begin //fix  
55          1       else begin  
Branch totals: 4 hits of 4 branches = 100.00%  
  
-----IF Branch-----  
61          936  Count coming in to IF  
61          1       if (!if_c.rst_n) begin  
64          1       else begin  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
65          852  Count coming in to IF  
65          1       if ( ({if_c.wr_en, if_c.rd_en} == 2'b10) && !if_c.full)  
67          1       else if ( ({if_c.wr_en, if_c.rd_en} == 2'b01) && !if_c.empty)  
69          1       else if( {if_c.wr_en, if_c.rd_en} == 2'b11) begin //fix  
208         All False Count  
Branch totals: 4 hits of 4 branches = 100.00%  
  
-----IF Branch-----  
70          189  Count coming in to IF  
70          1       if(if_c.full)  
72          1       else if(if_c.empty)  
74          1       else  
Branch totals: 3 hits of 3 branches = 100.00%  
  
-----IF Branch-----  
80          565  Count coming in to IF  
80          1       assign if_c.full = (count == if_c.FIFO_DEPTH)? 1 : 0;  
80          2       assign if_c.full = (count == if_c.FIFO_DEPTH)? 1 : 0;  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
81          565  Count coming in to IF  
81          1       assign if_c.empty = (count == 0)? 1 : 0;  
81          2       assign if_c.empty = (count == 0)? 1 : 0;  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
82          565  Count coming in to IF  
82          1       assign if_c.almostfull = (count == if_c.FIFO_DEPTH-1)? 1 : 0; // almost full when one space is left not two  
82          2       assign if_c.almostfull = (count == if_c.FIFO_DEPTH-1)? 1 : 0; // almost full when one space is left not two  
Branch totals: 2 hits of 2 branches = 100.00%  
  
-----IF Branch-----  
83          565  Count coming in to IF  
83          1       assign if_c.almostempty = (count == 1)? 1 : 0;  
83          2       assign if_c.almostempty = (count == 1)? 1 : 0;  
Branch totals: 2 hits of 2 branches = 100.00%
```

Condition Cover

```
Condition Coverage:  
  Enabled Coverage      Bins   Covered   Misses   Coverage  
  -----  
  Conditions           20     20        0    100.00%  
  
=====Condition Details=====  
  
Condition Coverage for instance /FIFO_top/dut --  
  
File FIFO.sv  
-----Focused Condition View-----  
Line  25 Item  1 (if_c.wr_en && (count < if_c.FIFO_DEPTH))  
Condition totals: 2 of 2 input terms covered = 100.00%  
  
      Input Term   Covered   Reason for no coverage   Hint  
      -----  
      if_c.wr_en       Y  
      (count < if_c.FIFO_DEPTH)       Y  
  
      Rows:      Hits   FEC Target          Non-masking condition(s)  
      -----  
      Row 1:      1  if_c.wr_en_0          -  
      Row 2:      1  if_c.wr_en_1          (count < if_c.FIFO_DEPTH)  
      Row 3:      1  (count < if_c.FIFO_DEPTH)_0  if_c.wr_en  
      Row 4:      1  (count < if_c.FIFO_DEPTH)_1  if_c.wr_en  
  
-----Focused Condition View-----  
Line  33 Item  1 (if_c.full && if_c.wr_en)  
Condition totals: 2 of 2 input terms covered = 100.00%  
  
      Input Term   Covered   Reason for no coverage   Hint  
      -----  
      if_c.full       Y  
      if_c.wr_en       Y  
  
      Rows:      Hits   FEC Target          Non-masking condition(s)  
      -----  
      Row 1:      1  if_c.full_0          -  
      Row 2:      1  if_c.full_1          if_c.wr_en  
      Row 3:      1  if_c.wr_en_0          if_c.full  
      Row 4:      1  if_c.wr_en_1          if_c.full  
  
-----Focused Condition View-----  
Line  46 Item  1 (if_c.rd_en && (count != 0))  
Condition totals: 2 of 2 input terms covered = 100.00%  
  
      Input Term   Covered   Reason for no coverage   Hint  
      -----  
      if_c.rd_en       Y  
      (count != 0)       Y  
  
      Rows:      Hits   FEC Target          Non-masking condition(s)  
      -----  
      Row 1:      1  if_c.rd_en_0          -  
      Row 2:      1  if_c.rd_en_1          (count != 0)  
      Row 3:      1  (count != 0)_0          if_c.rd_en  
      Row 4:      1  (count != 0)_1          if_c.rd_en  
  
-----Focused Condition View-----  
Line  51 Item  1 (if_c.empty && if_c.rd_en)  
Condition totals: 2 of 2 input terms covered = 100.00%  
  
      Input Term   Covered   Reason for no coverage   Hint  
      -----  
      if_c.empty       Y  
      if_c.rd_en       Y  
  
      Rows:      Hits   FEC Target          Non-masking condition(s)  
      -----  
      Row 1:      1  if_c.empty_0          -  
      Row 2:      1  if_c.empty_1          if_c.rd_en  
      Row 3:      1  if_c.rd_en_0          if_c.empty  
      Row 4:      1  if_c.rd_en_1          if_c.empty  
  
-----Focused Condition View-----  
Line  65 Item  1 ((~if_c.rd_en && if_c.wr_en) && ~if_c.full)  
Condition totals: 3 of 3 input terms covered = 100.00%
```

Input Term	Covered	Reason for no coverage	Hint
<u>if_c.rd_en</u>	Y		
<u>if_c.wr_en</u>	Y		
<u>if_c.full</u>	Y		
Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	if_c.rd_en_0	(~if_c.full && if_c.wr_en)
Row 2:	1	if_c.rd_en_1	-
Row 3:	1	if_c.wr_en_0	~if_c.rd_en
Row 4:	1	if_c.wr_en_1	(~if_c.full && ~if_c.rd_en)
Row 5:	1	if_c.full_0	(~if_c.rd_en && if_c.wr_en)
Row 6:	1	if_c.full_1	(~if_c.rd_en && if_c.wr_en)

-----Focused Condition View-----

Line 67 Item 1	((if_c.rd_en && ~if_c.wr_en) && ~if_c.empty)
----------------	--

Condition totals: 3 of 3 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
<u>if_c.rd_en</u>	Y		
<u>if_c.wr_en</u>	Y		
<u>if_c.empty</u>	Y		
Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	if_c.rd_en_0	-
Row 2:	1	if_c.rd_en_1	(~if_c.empty && ~if_c.wr_en)
Row 3:	1	if_c.wr_en_0	(~if_c.empty && if_c.rd_en)
Row 4:	1	if_c.wr_en_1	if_c.rd_en
Row 5:	1	if_c.empty_0	(if_c.rd_en && ~if_c.wr_en)
Row 6:	1	if_c.empty_1	(if_c.rd_en && ~if_c.wr_en)

-----Focused Condition View-----

Line 69 Item 1	(if_c.rd_en & if_c.wr_en)
----------------	---------------------------

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
<u>if_c.rd_en</u>	Y		
<u>if_c.wr_en</u>	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	if_c.rd_en_0	<u>if_c.wr_en_0</u>
Row 2:	1	if_c.rd_en_1	<u>if_c.wr_en_0</u>
Row 3:	1	if_c.wr_en_0	<u>if_c.rd_en_0</u>
Row 4:	1	if_c.wr_en_1	<u>if_c.rd_en_1</u>

-----Focused Condition View-----

```
Line     80 Item    1 (count == if_c.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%
```

Input Term	Covered	Reason for no coverage	Hint
(count == if_c.FIFO_DEPTH)	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	(count == if_c.FIFO_DEPTH)_0	-
Row 2:	1	(count == if_c.FIFO_DEPTH)_1	-

-----Focused Condition View-----

```
Line     81 Item    1 (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%
```

Input Term	Covered	Reason for no coverage	Hint
(count == 0)	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	(count == 0)_0	-
Row 2:	1	(count == 0)_1	-

-----Focused Condition View-----

```
Line     82 Item    1 (count == (if_c.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%
```

Input Term	Covered	Reason for no coverage	Hint
(count == (if_c.FIFO_DEPTH - 1))	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	(count == (if_c.FIFO_DEPTH - 1))_0	-
Row 2:	1	(count == (if_c.FIFO_DEPTH - 1))_1	-

-----Focused Condition View-----

```
Line     83 Item    1 (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%
```

Input Term	Covered	Reason for no coverage	Hint
(count == 1)	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	(count == 1)_0	-
Row 2:	1	(count == 1)_1	-

Statement Cover

```
Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----      -----    ----    -----  -----
  Statements          31      31        0  100.00%
=====
=====Statement Details=====
Statement Coverage for instance /FIFO_top/dut --
Line       Item           Count   Source
----      ----
File FIFO.sv
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
      module FIFO(IFIFO_interface.dut if_c);
        logic [if_c.max_fifo_addr-1:0] wr_ptr, rd_ptr;
        logic [if_c.max_fifo_addr:0] count;
        logic [if_c.FIFO_WIDTH-1:0] mem [if_c.FIFO_DEPTH-1:0];
        reset_assert: assert property (@(if_c.rst_n)
        (!if_c.rst_n |->
        (wr_ptr == 0 && rd_ptr == 0 && count == 0 && if_c.overflow == 0 && if_c.wr_ack == 0 && if_c.data_out == 0)));
        reset_cover: cover property (@(if_c.rst_n)
        (!if_c.rst_n |->
        (wr_ptr == 0 && rd_ptr == 0 && count == 0 && if_c.overflow == 0 && if_c.wr_ack == 0 && if_c.data_out == 0)));
      always @(posedge if_c.clk or negedge if_c.rst_n) begin
        if (!if_c.rst_n) begin
          wr_ptr <= 0;
          if_c.overflow <= 0; //fix
          if_c.wr_ack <= 0; //fix
        end
        else if (if_c.wr_en && count < if_c.FIFO_DEPTH) begin
          mem[wr_ptr] <= if_c.data_in;
          if_c.wr_ack <= 1;
          wr_ptr <= (wr_ptr + 1)%8;
          if_c.overflow <= 0;
        end
        else begin
          if_c.wr_ack <= 0;
          if (if_c.full && if_c.wr_en)
            if_c.overflow <= 1;
          else
            if_c.overflow <= 0;
        end
      end
      always @(posedge if_c.clk or negedge if_c.rst_n) begin
        if (!if_c.rst_n) begin
          rd_ptr <= 0;
          if_c.data_out <= 0; //fix
          if_c.underflow <= 0;
        end
        else if (if_c.rd_en && count != 0) begin
          if_c.data_out <= mem[rd_ptr];
          rd_ptr <= (rd_ptr + 1)%8;
          if_c.underflow <= 0;
        end
        else if(if_c.empty && if_c.rst_n) begin //fix
          //if_c.data_out <= 0;
          if_c.underflow <= 1;
        end
      end
      always @(posedge if_c.clk or negedge if_c.rst_n) begin
        if (!if_c.rst_n) begin
          count <= 0;
        end
        else begin
          if (((if_c.wr_en, if_c.rd_en) == 2'b10) && !if_c.full)
            count <= count + 1;
          else if (((if_c.wr_en, if_c.rd_en) == 2'b01) && !if_c.empty)
            count <= count - 1;
          else if((if_c.wr_en, if_c.rd_en) == 2'b11) begin //fix
            if(if_c.full)
              count <= count - 1;
            else if(if_c.empty)
              count <= count + 1;
            else
              count <= count;
          end
        end
      end
      assign if_c.full = (count == if_c.FIFO_DEPTH)? 1 : 0;
      assign if_c.empty = (count == 0)? 1 : 0;
      assign if_c.almostfull = (count == if_c.FIFO_DEPTH-1)? 1 : 0; // almost full when one space is left not two
      assign if_c.almostempty = (count == 1)? 1 : 0;
```

Toggle Cover

```
=====Toggle Details=====

Toggle Coverage for instance /FIFO_top/dut --

          Node      1H->0L      0L->1H  "Coverage"
-----
      count[3-0]      1      1    100.00
      rd_ptr[2-0]      1      1    100.00
      wr_ptr[2-0]      1      1    100.00

Total Node Count      =      10
Toggled Node Count   =      10
Untoggled Node Count =      0

Toggle Coverage       =      100.00% (20 of 20 bins)
```