#### **University of Alexandria**

**Faculty of Engineering** 

Communications & Electronics Department

# **VHDL PROJECT:**(STOP WATCH)

## **NAMES AND IDS:**

<u>1.</u>	-Leader- سعيد مبروك سعيد الشيخ	18010788
<u>2.</u>	ابانوب مرقص جادالسيد عبدالمسيح	18010004
<u>3.</u>	سيمون جوزيف شحاته عبدالملاك	18010835
<u>4.</u>	مارينا فؤاد عزيز	18011310
5.	احمد محد شدى ابو العينين	18010212

#### **VHDL CODE:**

--Please Don't Enter Seconds More Than 59 Because It Force The Program To Finish Immediately. library ieee; use ieee.std\_logic\_1164.all; entity LABVHDL is port (clk, start stop :in std logic; min in, sec in: in std logic vector (5 downto 0); min out, sec out: out std logic vector (5 downto 0); finish: out std logic); end LABVHDL; architecture behavioural of LABVHDL is signal c: integer range 0 to 3; begin process (clk) variable min, sec: std logic vector (5 downto 0); begin if (clk 'event and clk ='1' and start stop ='1') then if(c=0) then min:= min in; sec:=sec in; end if;

```
if ((sec > "111011") or (min>"111011")) then
                                   min:= "000000";
                                   sec:="000000";
                                   finish <='1';
                        elsif (sec="000000") then
                              if (c<2) then
                                   c <= c+1;
                                   end if;
                              if (min="000000") then
                                        finish <= '1';
                                   else
                                        if min(0)='1' then min(0):='0';
                                        elsif min(1)='1' then min(0):='1';min(1):='0';
                                        elsif min(2)='1' then
min(0):='1';min(1):='1';min(2):='0';
                                        elsif min(3)='1' then
min(0):='1';min(1):='1';min(2):='1';min(3):='0';
                                        elsif min(4)='1' then
min(0):='1';min(1):='1';min(2):='1';min(3):='1';min(4):='0';
                                        elsif min(5)='1' then
min(0):='1';min(1):='1';min(2):='1';min(3):='1';min(4):='1';min(5):='0';
                                        end if;
                                        sec:="111011";
```

```
finish<='0';
                                          end if;
                         elsif (sec>"000000") then
                              if (c<2) then
                                    c <= c+1;
                                    end if;
                              if sec(0)='1' then sec(0):='0';
                              elsif sec(1)='1' then sec(0):='1';sec(1):='0';
                              elsif sec(2)='1' then sec(0):='1';sec(1):='1';sec(2):='0';
                              elsif sec(3)='1' then
sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='0';
                              elsif sec(4)='1' then
sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='1';sec(4):='0';
                              elsif sec(5)='1' then
sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='1';sec(4):='1';sec(5):='0';
                              end if;
                              finish<='0';
                         end if;
                   end if;
                        min out<= min;
                   sec out<= sec;</pre>
            end process;
end behavioural;
```

#### **STEP OF DESIGN:**

First we create an entity

its inputs: clk , start\_stop (std\_logic) and min\_in ,
sec\_in (std\_logic\_vector 6 bits).

its outputs: min\_out , sec\_out (std\_logic\_vector6 bits) and finish (std\_logic).

```
library ieee;
use ieee.std_logic_1164.all;
lentity LABVHDL is
lport (clk,start_stop :in std_logic;
    min_in , sec_in : in std_logic_vector (5 downto 0);
    min_out , sec_out : out std_logic_vector (5 downto 0);
    finish: out std_logic);
end LABVHDL;
```

Then we create an architecture :

**First step** is to create a signal "c" and it works as a counter and it's an integer

**Second** we create a process depends on the clock(clk)

Before begin the process we create two variables called min, sec (std\_logic\_vector 6 bits)

```
architecture behavioural of LABVHDL is
signal c : integer range 0 to 3;
begin
    process (clk)
    variable min , sec : std_logic_vector ( 5 downto 0);
```

Before beginning to decrease the mins and the seconds that the user input as the stop watch works we check some conditions

first thing we check if the clock is raising edge and start\_stop equal to 1

second if the counter c equals 0.. we put the variables min and sec equal to min\_in and sec\_in that the user input (the role of the counter is only to dectect the first value to decrease...if c doesn't equal zero we will take the last value and decrease it)

third we check if sec > "111011" (59 decimal) or min > "111011" (59 decimal)

If this condition is true we make min="000000" sec="000000" and finish='1' because it's an invalid input for this code

```
begin
    if (clk 'event and clk ='1' and start_stop ='1' ) then
    if(c=0 ) then
        min:= min_in;
        sec:=sec_in;
    end if;
    if ((sec > "111011") or (min>"111011")) then
        min:= "0000000";
        sec:="000000";
        finish <='1';</pre>
```

if the inputs are valid (less than or equal 111011) we check if the seconds is equal "000000" if sec= "000000" so we increase the counter c by 1

and if min = "000000" too so finish='1'.

```
elsif (sec="000000") then
  if (c<2) then
    c<=c+1;
  end if;
  if (min="000000") then
    finish <= '1';</pre>
```

if not...we begin to decrease the mins as this block of codes makes:

```
if sec(0)='1' then sec(0):='0';
elsif sec(1)='1' then sec(0):='1';sec(1):='0';
elsif sec(2)='1' then sec(0):='1';sec(1):='1';sec(2):='0';
elsif sec(3)='1' then sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='0';
elsif sec(4)='1' then sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='1';sec(4):='0';
elsif sec(5)='1' then sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='1';sec(4):='0';
end if;
```

The idea is that when we subtract 1 from any number in binary we flip the bits from right to left until the first '1' then don't change the rest of the bits like this examples:

```
10101010 – 1<sub>=</sub>
10101001
```

```
1000000 – 1 <sub>=</sub>
0111111
```

```
1001000 – 1 <sub>=</sub>
1000111
```


If the sec> "000000" then we must decrease it first by this block of codes (by the same idea above):

```
if sec(0)='1' then sec(0):='0';
elsif sec(1)='1' then sec(0):='1';sec(1):='0';
elsif sec(2)='1' then sec(0):='1';sec(1):='1';sec(2):='0';
elsif sec(3)='1' then sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='0';
elsif sec(4)='1' then sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='1';sec(4):='0';
elsif sec(5)='1' then sec(0):='1';sec(1):='1';sec(2):='1';sec(3):='1';sec(4):='1';sec(5):='0'
end if;|
```


And so on until sec= "000000" we decrease mins by 1 and go to decrease sec until it be "000000" and the process still works until min and sec equals to "000000" so we done the work and finish='1' as we explain above

And in every stage we make min\_out equals to min and sec\_out equals to sec.


```
end II;|
finish<='0';
end if;
end if;
min_out<= min;
sec_out<= sec;
end process;
end behavioural;
```




### **MODELSIM SIMULATION:**




This screenshot explain how the seconds decrease by 1 in every step until reaching to zero then the mins decrease by 1 then the seconds begin to decrease as before and so on





When the mins and seconds equal to "000000"... finish=1



When we input mins or seconds > "111011" ...outputs will be zeros and finish will be 1