SPI Interface


- One of the most popular Interfaces nowadays
- Stands for Serial-Peripheral Interface
- Four Wires
 - MOSI: Master-Out-Slave-InMISO: Master-In-Slave-Out
 - SCK: Clock
 - SS_n: Slave Select
- High Data Rates



299

Project: 1- SPI Slave Interface

- One of the most popular Interfaces nowadays
- Stands for Serial-Peripheral Interface
- Four Wires
 - MOSI: Master-Out-Slave-In
 - MISO: Master-In-Slave-Out
 - SCK: Clock
 - SS_n: Slave Select
- High Data Rates






Project: 2- Single-port Async RAM

Parameters

MEM_DEPTH, Default: 256ADDR_SIZE, Default: 8

■ Ports



Name	Туре	Size	Description
din	Input	10 bits	Data Input
clk		1 bit	Clock
rst_n		1 bit	Active low asynchronous reset
rx_valid		1 bit	If HIGH: accept din[7:0] to save the write/read address internally or write a memory word depending on the most significant 2 bits din[9:8]
dout	Output	8 bits	Data Output
tx_valid		1 bit	Whenever the command is memory read the tx_valid should be HIGH

Project: 2- Single-port Async RAM

■ Parameters

— MEM_DEPTH, Default: 256


— ADDR_SIZE, Default: 8


■ Most significant din bit "din[9]" determines if it is a write or read command

Port	Din[9:8]	Command	Description
	00	Write	Hold din[7:0] internally as write address
din	01		Write din[7:0] in the memory with write address held previously
	10		Hold din[7:0] internally as read address
	11	Read	Read the memory with read address held previously, tx_valid should be HIGH, dout holds the word read from the memory, ignore din[7:0]




Project: 3- SPI Wrapper






RAM Write Command – Write Address


- 1. Master will start the write command by sending the write address value, rx_data[9:8] = din[9:8] = 2'b00
- 2. $SS_n = 0$ to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '0' which is a control bit to let the slave determine which operation will take place "write in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "00" on two clock cycles and then the wr_address will be sent on 8 more clock cycles
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx_data[9:0] bus. rx_data[9] holds the first bit received from the MOSI port and rx_data[0] holds the last bit received.
- 5. rx valid will be HIGH to inform the RAM that it should expect data on din bus
- din takes the value of rx_data
- 7. RAM checks on din[9:8] and find that they hold "00"
- RAM stores din[7:0] in the internal write address bus
- 9. SS_n = 1 to end communication from Master side






RAM Write Command – Write Data


- 1. Master will continue the write command by sending the write data value, rx_data[9:8] = din[9:8] = 2'b01
- 2. $SS_n = 0$ to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '0' which is a control bit to let the slave determine which operation will take place "write in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "01" on two clock cycles and then the wr_data will be sent on 8 more clock cycles
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx_data[9:0] bus. rx_data[9] holds the first bit received from the MOSI port and rx_data[0] holds the last bit received.
- 5. rx_valid will be HIGH to inform the RAM that it should expect data on din bus
- 6. din takes the value of rx_data
- 7. RAM checks on din[9:8] and find that they hold "01"
- 8. RAM stores din[7:0] in the RAM with wr_address previously held
- 9. SS_n = 1 to end communication from Master side






RAM Read Command – Read Address

- 1. Master will start the read command by sending the read address value, rx_data[9:8] = din[9:8] = 2'b10
- 2. $SS_n = 0$ to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '1' which is a control bit to let the slave determine which operation will take place "read in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "10" on two clock cycles and then the rd_address will be sent on 8 more clock cycles
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx_data[9:0] bus. rx_data[9] holds the first bit received from the MOSI port and rx_data[0] holds the last bit received.
- 5. rx_valid will be HIGH to inform the RAM that it should expect data on din bus
- 6. din takes the value of rx_data
- 7. RAM checks on din[9:8] and find that they hold "10"
- 8. RAM stores din[7:0] in the internal read address bus
- 9. SS_n = 1 to end communication from Master side





- Master will continue the read command by sending the read data command, rx_data[9:8] = din[9:8] = 2'b11
- 2. SS_n = 0 to tell the SPI Slave that the master will begin communication
- 3. SPI Slave check the first received bit on MOSI port '1' which is a control bit to let the slave determine which operation will take place "read in this case". SPI Slave then expects to receive 10 more bits, the first 2 bits are "11" on two clock cycles and then dummy data will be sent and ignored since the master is waiting for the data to be sent from slave side
- 4. Now the data is converted from serial "MOSI" to parallel after writing the rx_data[9:0] bus. rx_data[9] holds the first bit received from the MOSI port and rx_data[0] holds the last bit received.
- 5. din takes the value of rx_data
- 6. RAM reads din[9:8] and find that they hold "11"
- 7. RAM will read from the memory with rd_address previously held
- 8. RAM will assert tx_valid to inform slave that data out is ready
- Slave reads tx_data and convert it into serial out data on MISO port starting with the most significant bit.
- 1. SS_n = 1, Master ends communication after receiving data "8 clock cycles"

